mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-30 18:47:06 +00:00
94 lines
2.3 KiB
Diff
94 lines
2.3 KiB
Diff
|
From 1c9a53ff7ece056eb995332f0d9523ca43fdcb5a Mon Sep 17 00:00:00 2001
|
||
|
|
From: =?UTF-8?q?Tam=C3=A1s=20Sz=C5=B1cs?= <tszucs@protonmail.ch>
|
||
|
|
Date: Sun, 24 Sep 2023 20:37:45 +0000
|
||
|
|
Subject: [PATCH] arm64: dts: rockchip: Add sdio node to rock-5b
|
||
|
|
MIME-Version: 1.0
|
||
|
|
Content-Type: text/plain; charset=UTF-8
|
||
|
|
Content-Transfer-Encoding: 8bit
|
||
|
|
|
||
|
|
Enable SDIO on Radxa ROCK 5 Model B M.2 Key E. Add sdio node and alias as mmc2.
|
||
|
|
Add regulator for the 3.3 V rail bringing it up during boot. Make sure EKEY_EN
|
||
|
|
is muxed as GPIO.
|
||
|
|
|
||
|
|
Signed-off-by: Tamás Szűcs <tszucs@protonmail.ch>
|
||
|
|
Reviewed-by: Sebastian Reichel <sebastian.reichel@collabora.com>
|
||
|
|
Link: https://lore.kernel.org/r/20230924203740.65744-1-tszucs@protonmail.ch
|
||
|
|
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
|
||
|
|
---
|
||
|
|
.../boot/dts/rockchip/rk3588-rock-5b.dts | 43 +++++++++++++++++++
|
||
|
|
1 file changed, 43 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588-rock-5b.dts
|
||
|
|
@@ -12,6 +12,7 @@
|
||
|
|
aliases {
|
||
|
|
mmc0 = &sdhci;
|
||
|
|
mmc1 = &sdmmc;
|
||
|
|
+ mmc2 = &sdio;
|
||
|
|
};
|
||
|
|
|
||
|
|
chosen {
|
||
|
|
@@ -112,6 +113,21 @@
|
||
|
|
regulator-max-microvolt = <1100000>;
|
||
|
|
vin-supply = <&vcc5v0_sys>;
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+ vcc3v3_wf: vcc3v3-wf-regulator {
|
||
|
|
+ compatible = "regulator-fixed";
|
||
|
|
+ regulator-name = "vcc3v3_wf";
|
||
|
|
+ regulator-always-on;
|
||
|
|
+ regulator-boot-on;
|
||
|
|
+ regulator-min-microvolt = <3300000>;
|
||
|
|
+ regulator-max-microvolt = <3300000>;
|
||
|
|
+ enable-active-high;
|
||
|
|
+ gpios = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ pinctrl-0 = <&vcc3v3_wf_en>;
|
||
|
|
+ startup-delay-us = <50000>;
|
||
|
|
+ vin-supply = <&vcc5v0_sys>;
|
||
|
|
+ };
|
||
|
|
};
|
||
|
|
|
||
|
|
&combphy0_ps {
|
||
|
|
@@ -318,6 +334,12 @@
|
||
|
|
rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+ m2e {
|
||
|
|
+ vcc3v3_wf_en: vcc3v3-wf-en {
|
||
|
|
+ rockchip,pins = <1 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>;
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
};
|
||
|
|
|
||
|
|
&pwm1 {
|
||
|
|
@@ -354,6 +376,27 @@
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
+&sdio {
|
||
|
|
+ max-frequency = <200000000>;
|
||
|
|
+ no-sd;
|
||
|
|
+ no-mmc;
|
||
|
|
+ non-removable;
|
||
|
|
+ bus-width = <4>;
|
||
|
|
+ cap-sdio-irq;
|
||
|
|
+ disable-wp;
|
||
|
|
+ keep-power-in-suspend;
|
||
|
|
+ wakeup-source;
|
||
|
|
+ sd-uhs-sdr12;
|
||
|
|
+ sd-uhs-sdr25;
|
||
|
|
+ sd-uhs-sdr50;
|
||
|
|
+ sd-uhs-sdr104;
|
||
|
|
+ vmmc-supply = <&vcc3v3_wf>;
|
||
|
|
+ vqmmc-supply = <&vcc_1v8_s3>;
|
||
|
|
+ pinctrl-names = "default";
|
||
|
|
+ pinctrl-0 = <&sdiom0_pins>;
|
||
|
|
+ status = "okay";
|
||
|
|
+};
|
||
|
|
+
|
||
|
|
&spi2 {
|
||
|
|
status = "okay";
|
||
|
|
assigned-clocks = <&cru CLK_SPI2>;
|