mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
38 lines
1007 B
Diff
38 lines
1007 B
Diff
|
From d94f8863307c0f7fb7aeb2084cc666c47991d78b Mon Sep 17 00:00:00 2001
|
||
|
|
From: Biwen Li <biwen.li@nxp.com>
|
||
|
|
Date: Mon, 19 Nov 2018 10:26:57 +0800
|
||
|
|
Subject: [PATCH] clock: support layerscape
|
||
|
|
This is an integrated patch of clock for layerscape
|
||
|
|
|
||
|
|
Signed-off-by: Tang Yuantian <andy.tang@nxp.com>
|
||
|
|
Signed-off-by: Biwen Li <biwen.li@nxp.com>
|
||
|
|
---
|
||
|
|
drivers/clk/clk-qoriq.c | 9 ++++++++-
|
||
|
|
1 file changed, 8 insertions(+), 1 deletion(-)
|
||
|
|
|
||
|
|
--- a/drivers/clk/clk-qoriq.c
|
||
|
|
+++ b/drivers/clk/clk-qoriq.c
|
||
|
|
@@ -41,7 +41,7 @@ struct clockgen_pll_div {
|
||
|
|
};
|
||
|
|
|
||
|
|
struct clockgen_pll {
|
||
|
|
- struct clockgen_pll_div div[4];
|
||
|
|
+ struct clockgen_pll_div div[8];
|
||
|
|
};
|
||
|
|
|
||
|
|
#define CLKSEL_VALID 1
|
||
|
|
@@ -1127,6 +1127,13 @@ static void __init create_one_pll(struct
|
||
|
|
struct clk *clk;
|
||
|
|
int ret;
|
||
|
|
|
||
|
|
+ /*
|
||
|
|
+ * For platform PLL, there are 8 divider clocks.
|
||
|
|
+ * For core PLL, there are 4 divider clocks at most.
|
||
|
|
+ */
|
||
|
|
+ if (idx != 0 && i >= 4)
|
||
|
|
+ break;
|
||
|
|
+
|
||
|
|
snprintf(pll->div[i].name, sizeof(pll->div[i].name),
|
||
|
|
"cg-pll%d-div%d", idx, i + 1);
|
||
|
|
|