mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-20 22:23:27 +00:00
35 lines
1.1 KiB
Diff
35 lines
1.1 KiB
Diff
|
From 98dbc5764d8b6fa9cabe316fe725281703bf0fc6 Mon Sep 17 00:00:00 2001
|
||
|
From: John Crispin <blogic@openwrt.org>
|
||
|
Date: Tue, 24 Jul 2012 08:56:41 +0200
|
||
|
Subject: [PATCH] MIPS: lantiq: explicitly enable clkout generation
|
||
|
|
||
|
Previously we relied on the bootloader to have enabled this bit. However some
|
||
|
bootloaders seem to not enable this for us.
|
||
|
|
||
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
||
|
Patchwork: http://patchwork.linux-mips.org/patch/4120/
|
||
|
---
|
||
|
arch/mips/lantiq/xway/sysctrl.c | 2 ++
|
||
|
1 file changed, 2 insertions(+)
|
||
|
|
||
|
diff --git a/arch/mips/lantiq/xway/sysctrl.c b/arch/mips/lantiq/xway/sysctrl.c
|
||
|
index befbb76..8430983 100644
|
||
|
--- a/arch/mips/lantiq/xway/sysctrl.c
|
||
|
+++ b/arch/mips/lantiq/xway/sysctrl.c
|
||
|
@@ -187,10 +187,12 @@ static int clkout_enable(struct clk *clk)
|
||
|
for (i = 0; i < 4; i++) {
|
||
|
if (clk->rates[i] == clk->rate) {
|
||
|
int shift = 14 - (2 * clk->module);
|
||
|
+ int enable = 7 - clk->module;
|
||
|
unsigned int val = ltq_cgu_r32(ifccr);
|
||
|
|
||
|
val &= ~(3 << shift);
|
||
|
val |= i << shift;
|
||
|
+ val |= enable;
|
||
|
ltq_cgu_w32(val, ifccr);
|
||
|
return 0;
|
||
|
}
|
||
|
--
|
||
|
1.7.10.4
|
||
|
|