2021-08-19 02:57:00 +00:00
|
|
|
From 1d4fcea788e579934a1ad0a90cecd6e1761127d1 Mon Sep 17 00:00:00 2001
|
2021-02-20 13:04:38 +00:00
|
|
|
From: Weijie Gao <weijie.gao@mediatek.com>
|
|
|
|
|
Date: Tue, 2 Mar 2021 15:56:17 +0800
|
2021-08-19 02:57:00 +00:00
|
|
|
Subject: [PATCH 03/12] mmc: mtk-sd: increase the minimum bus frequency
|
2021-02-20 13:04:38 +00:00
|
|
|
|
|
|
|
|
With a 48MHz input clock, the lowest bus frequency can be as low as
|
|
|
|
|
48000000 / (4 * 4095) = 2930Hz. Such an extremely low frequency will cause
|
|
|
|
|
the mmc framework take seconds to finish the initialization.
|
|
|
|
|
|
|
|
|
|
Limiting the minimum bus frequency to a slightly higher value can solve the
|
|
|
|
|
issue without any side effects.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
|
|
|
|
|
---
|
2021-08-19 02:57:00 +00:00
|
|
|
drivers/mmc/mtk-sd.c | 2 +-
|
|
|
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
2021-02-20 13:04:38 +00:00
|
|
|
|
|
|
|
|
--- a/drivers/mmc/mtk-sd.c
|
|
|
|
|
+++ b/drivers/mmc/mtk-sd.c
|
2021-08-19 02:57:00 +00:00
|
|
|
@@ -232,7 +232,7 @@
|
2021-02-20 13:04:38 +00:00
|
|
|
|
|
|
|
|
#define SCLK_CYCLES_SHIFT 20
|
|
|
|
|
|
2021-08-19 02:57:00 +00:00
|
|
|
-#define MIN_BUS_CLK 200000
|
2021-02-20 13:04:38 +00:00
|
|
|
+#define MIN_BUS_CLK 260000
|
2021-08-19 02:57:00 +00:00
|
|
|
|
2021-02-20 13:04:38 +00:00
|
|
|
#define CMD_INTS_MASK \
|
|
|
|
|
(MSDC_INT_CMDRDY | MSDC_INT_RSPCRCERR | MSDC_INT_CMDTMO)
|
