mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 01:11:14 +00:00
54 lines
1.8 KiB
Diff
54 lines
1.8 KiB
Diff
|
From 1a82d7080001d395563ad8266d120d4cf63ad0a5 Mon Sep 17 00:00:00 2001
|
||
|
From: Shawn Guo <shawn.guo@linaro.org>
|
||
|
Date: Wed, 29 Sep 2021 11:42:46 +0800
|
||
|
Subject: [PATCH] arm64: dts: qcom: msm8996: Move '#clock-cells' to QMP PHY
|
||
|
child node
|
||
|
|
||
|
'#clock-cells' is a required property of QMP PHY child node, not itself.
|
||
|
Move it to fix the dtbs_check warnings.
|
||
|
|
||
|
There are only '#clock-cells' removal from SM8350 QMP PHY nodes, because
|
||
|
child nodes already have the property.
|
||
|
|
||
|
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
|
||
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
||
|
Link: https://lore.kernel.org/r/20210929034253.24570-4-shawn.guo@linaro.org
|
||
|
---
|
||
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 4 ++--
|
||
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
||
|
|
||
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
||
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
||
|
@@ -91,7 +91,6 @@
|
||
|
ssphy_1: phy@58000 {
|
||
|
compatible = "qcom,ipq8074-qmp-usb3-phy";
|
||
|
reg = <0x00058000 0x1c4>;
|
||
|
- #clock-cells = <1>;
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
ranges;
|
||
|
@@ -112,6 +111,7 @@
|
||
|
<0x00058800 0x1f8>, /* PCS */
|
||
|
<0x00058600 0x044>; /* PCS misc*/
|
||
|
#phy-cells = <0>;
|
||
|
+ #clock-cells = <1>;
|
||
|
clocks = <&gcc GCC_USB1_PIPE_CLK>;
|
||
|
clock-names = "pipe0";
|
||
|
clock-output-names = "usb3phy_1_cc_pipe_clk";
|
||
|
@@ -134,7 +134,6 @@
|
||
|
ssphy_0: phy@78000 {
|
||
|
compatible = "qcom,ipq8074-qmp-usb3-phy";
|
||
|
reg = <0x00078000 0x1c4>;
|
||
|
- #clock-cells = <1>;
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <1>;
|
||
|
ranges;
|
||
|
@@ -155,6 +154,7 @@
|
||
|
<0x00078800 0x1f8>, /* PCS */
|
||
|
<0x00078600 0x044>; /* PCS misc*/
|
||
|
#phy-cells = <0>;
|
||
|
+ #clock-cells = <1>;
|
||
|
clocks = <&gcc GCC_USB0_PIPE_CLK>;
|
||
|
clock-names = "pipe0";
|
||
|
clock-output-names = "usb3phy_0_cc_pipe_clk";
|