mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-23 15:32:33 +00:00
33 lines
1.2 KiB
Diff
33 lines
1.2 KiB
Diff
|
From 4f45f9f370a5bc6a43a7a166f10b3a30ca21353c Mon Sep 17 00:00:00 2001
|
||
|
From: Robert Marko <robert.marko@sartura.hr>
|
||
|
Date: Wed, 17 Nov 2021 10:36:31 +0100
|
||
|
Subject: [PATCH v2] arm64: dts: allwinner: orangepi-zero-plus: fix PHY mode
|
||
|
|
||
|
Orange Pi Zero Plus uses a Realtek RTL8211E RGMII Gigabit PHY, but its
|
||
|
currently set to plain RGMII mode meaning that it doesn't introduce
|
||
|
delays.
|
||
|
|
||
|
With this setup, TX packets are completely lost and changing the mode to
|
||
|
RGMII-ID so the PHY will add delays internally fixes the issue.
|
||
|
|
||
|
Fixes: a7affb13b271 ("arm64: allwinner: H5: Add Xunlong Orange Pi Zero Plus")
|
||
|
|
||
|
Tested-by: Ron Goossens <rgoossens@gmail.com>
|
||
|
Signed-off-by: Robert Marko <robert.marko@sartura.hr>
|
||
|
Tested-by: Samuel Holland <samuel@sholland.org>
|
||
|
---
|
||
|
arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus.dts | 2 +-
|
||
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
||
|
|
||
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus.dts
|
||
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h5-orangepi-zero-plus.dts
|
||
|
@@ -69,7 +69,7 @@
|
||
|
pinctrl-0 = <&emac_rgmii_pins>;
|
||
|
phy-supply = <®_gmac_3v3>;
|
||
|
phy-handle = <&ext_rgmii_phy>;
|
||
|
- phy-mode = "rgmii";
|
||
|
+ phy-mode = "rgmii-id";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|