2022-03-27 10:54:03 +00:00
|
|
|
--- a/arch/arm/boot/dts/mt7623.dtsi
|
|
|
|
|
+++ b/arch/arm/boot/dts/mt7623.dtsi
|
2022-08-11 15:03:43 +00:00
|
|
|
@@ -951,17 +951,15 @@
|
2022-03-27 10:54:03 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
crypto: crypto@1b240000 {
|
|
|
|
|
- compatible = "mediatek,eip97-crypto";
|
|
|
|
|
+ compatible = "inside-secure,safexcel-eip97";
|
|
|
|
|
reg = <0 0x1b240000 0 0x20000>;
|
|
|
|
|
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_LOW>,
|
|
|
|
|
<GIC_SPI 83 IRQ_TYPE_LEVEL_LOW>,
|
|
|
|
|
<GIC_SPI 84 IRQ_TYPE_LEVEL_LOW>,
|
|
|
|
|
- <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>,
|
|
|
|
|
- <GIC_SPI 97 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
|
+ <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>;
|
|
|
|
|
+ interrupt-names = "ring0", "ring1", "ring2", "ring3";
|
|
|
|
|
clocks = <ðsys CLK_ETHSYS_CRYPTO>;
|
|
|
|
|
- clock-names = "cryp";
|
|
|
|
|
- power-domains = <&scpsys MT2701_POWER_DOMAIN_ETH>;
|
|
|
|
|
- status = "disabled";
|
2022-08-11 15:03:43 +00:00
|
|
|
+ status = "okay";
|
2022-03-27 10:54:03 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
bdpsys: syscon@1c000000 {
|
