mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
33 lines
1011 B
Diff
33 lines
1011 B
Diff
|
From d91d3daf5de90e0118227d8ddcb7bb4ff40c1b91 Mon Sep 17 00:00:00 2001
|
||
|
From: Corentin Labbe <clabbe.montjoie@gmail.com>
|
||
|
Date: Wed, 31 May 2017 09:18:37 +0200
|
||
|
Subject: arm: sun8i: sunxi-h3-h5: Add dt node for the syscon control module
|
||
|
|
||
|
This patch add the dt node for the syscon register present on the
|
||
|
Allwinner H3/H5
|
||
|
|
||
|
Only two register are present in this syscon and the only one useful is
|
||
|
the one dedicated to EMAC clock..
|
||
|
|
||
|
Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
|
||
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
||
|
---
|
||
|
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 6 ++++++
|
||
|
1 file changed, 6 insertions(+)
|
||
|
|
||
|
--- a/arch/arm/boot/dts/sun8i-h3.dtsi
|
||
|
+++ b/arch/arm/boot/dts/sun8i-h3.dtsi
|
||
|
@@ -140,6 +140,12 @@
|
||
|
#size-cells = <1>;
|
||
|
ranges;
|
||
|
|
||
|
+ syscon: syscon@1c00000 {
|
||
|
+ compatible = "allwinner,sun8i-h3-system-controller",
|
||
|
+ "syscon";
|
||
|
+ reg = <0x01c00000 0x1000>;
|
||
|
+ };
|
||
|
+
|
||
|
dma: dma-controller@01c02000 {
|
||
|
compatible = "allwinner,sun8i-h3-dma";
|
||
|
reg = <0x01c02000 0x1000>;
|