mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-27 09:12:39 +00:00
70 lines
2.1 KiB
Diff
70 lines
2.1 KiB
Diff
|
From e53f67e981bcc5547857475241b3a4a066955f8c Mon Sep 17 00:00:00 2001
|
||
|
|
From: Corentin Labbe <clabbe.montjoie@gmail.com>
|
||
|
|
Date: Wed, 31 May 2017 09:18:46 +0200
|
||
|
|
Subject: arm64: allwinner: sun50i-a64: add dwmac-sun8i Ethernet driver
|
||
|
|
|
||
|
|
The dwmac-sun8i is an Ethernet MAC that supports 10/100/1000 Mbit
|
||
|
|
connections. It is very similar to the device found in the Allwinner
|
||
|
|
H3, but lacks the internal 100 Mbit PHY and its associated control
|
||
|
|
bits.
|
||
|
|
This adds the necessary bits to the Allwinner A64 SoC .dtsi, but keeps
|
||
|
|
it disabled at this level.
|
||
|
|
|
||
|
|
Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
|
||
|
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 35 +++++++++++++++++++++++++++
|
||
|
|
1 file changed, 35 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
||
|
|
@@ -284,6 +284,21 @@
|
||
|
|
bias-pull-up;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ rmii_pins: rmii_pins {
|
||
|
|
+ pins = "PD10", "PD11", "PD13", "PD14", "PD17",
|
||
|
|
+ "PD18", "PD19", "PD20", "PD22", "PD23";
|
||
|
|
+ function = "emac";
|
||
|
|
+ drive-strength = <40>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
+ rgmii_pins: rgmii_pins {
|
||
|
|
+ pins = "PD8", "PD9", "PD10", "PD11", "PD12",
|
||
|
|
+ "PD13", "PD15", "PD16", "PD17", "PD18",
|
||
|
|
+ "PD19", "PD20", "PD21", "PD22", "PD23";
|
||
|
|
+ function = "emac";
|
||
|
|
+ drive-strength = <40>;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
uart0_pins_a: uart0@0 {
|
||
|
|
pins = "PB8", "PB9";
|
||
|
|
function = "uart0";
|
||
|
|
@@ -388,6 +403,26 @@
|
||
|
|
#size-cells = <0>;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ emac: ethernet@1c30000 {
|
||
|
|
+ compatible = "allwinner,sun50i-a64-emac";
|
||
|
|
+ syscon = <&syscon>;
|
||
|
|
+ reg = <0x01c30000 0x100>;
|
||
|
|
+ interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
+ interrupt-names = "macirq";
|
||
|
|
+ resets = <&ccu RST_BUS_EMAC>;
|
||
|
|
+ reset-names = "stmmaceth";
|
||
|
|
+ clocks = <&ccu CLK_BUS_EMAC>;
|
||
|
|
+ clock-names = "stmmaceth";
|
||
|
|
+ status = "disabled";
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+
|
||
|
|
+ mdio: mdio {
|
||
|
|
+ #address-cells = <1>;
|
||
|
|
+ #size-cells = <0>;
|
||
|
|
+ };
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
gic: interrupt-controller@1c81000 {
|
||
|
|
compatible = "arm,gic-400";
|
||
|
|
reg = <0x01c81000 0x1000>,
|