mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 06:57:57 +00:00
36 lines
1.1 KiB
Diff
36 lines
1.1 KiB
Diff
|
From ad7864af76d909c4e357441c2caabd0b5f42e3d4 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Dave Stevenson <dave.stevenson@raspberrypi.com>
|
||
|
|
Date: Fri, 26 Apr 2024 17:05:39 +0100
|
||
|
|
Subject: [PATCH 1067/1085] clk-bcm2835: Use PLLD for DSI0 HS clock
|
||
|
|
|
||
|
|
DSI0 can take the clock from either PLLA or PLLD. PLLA is
|
||
|
|
the default muxing, but PLLD is considered the more stable.
|
||
|
|
|
||
|
|
Switch to using PLLD.
|
||
|
|
|
||
|
|
Signed-off-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
|
||
|
|
---
|
||
|
|
drivers/clk/bcm/clk-bcm2835.c | 4 ++++
|
||
|
|
1 file changed, 4 insertions(+)
|
||
|
|
|
||
|
|
--- a/drivers/clk/bcm/clk-bcm2835.c
|
||
|
|
+++ b/drivers/clk/bcm/clk-bcm2835.c
|
||
|
|
@@ -107,6 +107,7 @@
|
||
|
|
#define CM_UARTDIV 0x0f4
|
||
|
|
#define CM_VECCTL 0x0f8
|
||
|
|
#define CM_VECDIV 0x0fc
|
||
|
|
+#define CM_DSI0HSCK 0x120
|
||
|
|
#define CM_PULSECTL 0x190
|
||
|
|
#define CM_PULSEDIV 0x194
|
||
|
|
#define CM_SDCCTL 0x1a8
|
||
|
|
@@ -2352,6 +2353,9 @@ static int bcm2835_clk_probe(struct plat
|
||
|
|
if (IS_ERR(cprman->regs))
|
||
|
|
return PTR_ERR(cprman->regs);
|
||
|
|
|
||
|
|
+ /* Mux DSI0 clock to PLLD */
|
||
|
|
+ cprman_write(cprman, CM_DSI0HSCK, 1);
|
||
|
|
+
|
||
|
|
fw_node = of_parse_phandle(dev->of_node, "firmware", 0);
|
||
|
|
if (fw_node) {
|
||
|
|
struct rpi_firmware *fw = rpi_firmware_get(fw_node);
|