mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-22 15:02:32 +00:00
47 lines
1.4 KiB
Diff
47 lines
1.4 KiB
Diff
|
From 37258bc8fe832e4c681593a864686f627f6d3455 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Kumar Gala <galak@codeaurora.org>
|
||
|
|
Date: Tue, 10 Jun 2014 13:09:01 -0500
|
||
|
|
Subject: [PATCH 145/182] phy: qcom: Add device tree bindings information
|
||
|
|
|
||
|
|
Add binding spec for Qualcomm SoC PHYs, starting with the SATA PHY on
|
||
|
|
the IPQ806x family of SoCs.
|
||
|
|
|
||
|
|
Signed-off-by: Kumar Gala <galak@codeaurora.org>
|
||
|
|
---
|
||
|
|
Documentation/devicetree/bindings/phy/qcom-phy.txt | 23 ++++++++++++++++++++
|
||
|
|
1 file changed, 23 insertions(+)
|
||
|
|
create mode 100644 Documentation/devicetree/bindings/phy/qcom-phy.txt
|
||
|
|
|
||
|
|
diff --git a/Documentation/devicetree/bindings/phy/qcom-phy.txt b/Documentation/devicetree/bindings/phy/qcom-phy.txt
|
||
|
|
new file mode 100644
|
||
|
|
index 0000000..76bfbd0
|
||
|
|
--- /dev/null
|
||
|
|
+++ b/Documentation/devicetree/bindings/phy/qcom-phy.txt
|
||
|
|
@@ -0,0 +1,23 @@
|
||
|
|
+Qualcomm IPQ806x SATA PHY Controller
|
||
|
|
+------------------------------------
|
||
|
|
+
|
||
|
|
+SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers.
|
||
|
|
+Each SATA PHY controller should have its own node.
|
||
|
|
+
|
||
|
|
+Required properties:
|
||
|
|
+- compatible: compatible list, contains "qcom,ipq806x-sata-phy"
|
||
|
|
+- reg: offset and length of the SATA PHY register set;
|
||
|
|
+- #phy-cells: must be zero
|
||
|
|
+- clocks: must be exactly one entry
|
||
|
|
+- clock-names: must be "cfg"
|
||
|
|
+
|
||
|
|
+Example:
|
||
|
|
+ sata_phy: sata-phy@1b400000 {
|
||
|
|
+ compatible = "qcom,ipq806x-sata-phy";
|
||
|
|
+ reg = <0x1b400000 0x200>;
|
||
|
|
+
|
||
|
|
+ clocks = <&gcc SATA_PHY_CFG_CLK>;
|
||
|
|
+ clock-names = "cfg";
|
||
|
|
+
|
||
|
|
+ #phy-cells = <0>;
|
||
|
|
+ };
|
||
|
|
--
|
||
|
|
1.7.10.4
|
||
|
|
|