2024-03-15 18:04:53 +00:00
|
|
|
From 4dc9c850a974ba7db2091ce73bcffe631aafe144 Mon Sep 17 00:00:00 2001
|
|
|
|
|
From: Qiang Yu <quic_qianyu@quicinc.com>
|
|
|
|
|
Date: Tue, 7 Nov 2023 16:14:50 +0800
|
|
|
|
|
Subject: [PATCH 1/2] bus: mhi: host: pci_generic: Add SDX75 based modem
|
|
|
|
|
support
|
|
|
|
|
|
|
|
|
|
Add generic info for SDX75 based modems. SDX75 takes longer to set ready
|
|
|
|
|
during power up. Hence use separate configuration.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Qiang Yu <quic_qianyu@quicinc.com>
|
|
|
|
|
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
|
|
|
|
Link: https://lore.kernel.org/r/1699344890-87076-3-git-send-email-quic_qianyu@quicinc.com
|
|
|
|
|
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
|
|
|
|
---
|
|
|
|
|
drivers/bus/mhi/host/pci_generic.c | 22 ++++++++++++++++++++++
|
|
|
|
|
1 file changed, 22 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/drivers/bus/mhi/host/pci_generic.c
|
|
|
|
|
+++ b/drivers/bus/mhi/host/pci_generic.c
|
|
|
|
|
@@ -269,6 +269,16 @@ static struct mhi_event_config modem_qco
|
|
|
|
|
MHI_EVENT_CONFIG_HW_DATA(5, 2048, 101)
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
+static const struct mhi_controller_config modem_qcom_v2_mhiv_config = {
|
|
|
|
|
+ .max_channels = 128,
|
|
|
|
|
+ .timeout_ms = 8000,
|
|
|
|
|
+ .ready_timeout_ms = 50000,
|
|
|
|
|
+ .num_channels = ARRAY_SIZE(modem_qcom_v1_mhi_channels),
|
|
|
|
|
+ .ch_cfg = modem_qcom_v1_mhi_channels,
|
|
|
|
|
+ .num_events = ARRAY_SIZE(modem_qcom_v1_mhi_events),
|
|
|
|
|
+ .event_cfg = modem_qcom_v1_mhi_events,
|
|
|
|
|
+};
|
|
|
|
|
+
|
|
|
|
|
static const struct mhi_controller_config modem_qcom_v1_mhiv_config = {
|
|
|
|
|
.max_channels = 128,
|
|
|
|
|
.timeout_ms = 8000,
|
|
|
|
|
@@ -278,6 +288,16 @@ static const struct mhi_controller_confi
|
|
|
|
|
.event_cfg = modem_qcom_v1_mhi_events,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
+static const struct mhi_pci_dev_info mhi_qcom_sdx75_info = {
|
|
|
|
|
+ .name = "qcom-sdx75m",
|
|
|
|
|
+ .fw = "qcom/sdx75m/xbl.elf",
|
|
|
|
|
+ .edl = "qcom/sdx75m/edl.mbn",
|
|
|
|
|
+ .config = &modem_qcom_v2_mhiv_config,
|
|
|
|
|
+ .bar_num = MHI_PCI_DEFAULT_BAR_NUM,
|
|
|
|
|
+ .dma_data_width = 32,
|
|
|
|
|
+ .sideband_wake = false,
|
|
|
|
|
+};
|
|
|
|
|
+
|
|
|
|
|
static const struct mhi_pci_dev_info mhi_qcom_sdx65_info = {
|
|
|
|
|
.name = "qcom-sdx65m",
|
|
|
|
|
.fw = "qcom/sdx65m/xbl.elf",
|
2024-10-04 19:39:07 +00:00
|
|
|
@@ -609,6 +629,8 @@ static const struct pci_device_id mhi_pc
|
|
|
|
|
.driver_data = (kernel_ulong_t) &mhi_telit_fe990a_info },
|
2024-03-15 18:04:53 +00:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_QCOM, 0x0308),
|
|
|
|
|
.driver_data = (kernel_ulong_t) &mhi_qcom_sdx65_info },
|
|
|
|
|
+ { PCI_DEVICE(PCI_VENDOR_ID_QCOM, 0x0309),
|
|
|
|
|
+ .driver_data = (kernel_ulong_t) &mhi_qcom_sdx75_info },
|
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_QUECTEL, 0x1001), /* EM120R-GL (sdx24) */
|
|
|
|
|
.driver_data = (kernel_ulong_t) &mhi_quectel_em1xx_info },
|
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_QUECTEL, 0x1002), /* EM160R-GL (sdx24) */
|
