2021-02-28 23:58:57 +00:00
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
|
|
|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
2021-03-03 22:01:37 +00:00
|
|
|
@@ -20,7 +20,7 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
|
|
- cpu@0 {
|
|
|
|
|
+ cpu0: cpu@0 {
|
|
|
|
|
compatible = "qcom,krait";
|
|
|
|
|
enable-method = "qcom,kpss-acc-v1";
|
|
|
|
|
device_type = "cpu";
|
2021-03-03 22:01:37 +00:00
|
|
|
@@ -30,7 +30,7 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
qcom,saw = <&saw0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- cpu@1 {
|
|
|
|
|
+ cpu1: cpu@1 {
|
|
|
|
|
compatible = "qcom,krait";
|
|
|
|
|
enable-method = "qcom,kpss-acc-v1";
|
|
|
|
|
device_type = "cpu";
|
|
|
|
|
@@ -67,7 +67,7 @@
|
|
|
|
|
no-map;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- smem@41000000 {
|
|
|
|
|
+ smem: smem@41000000 {
|
|
|
|
|
reg = <0x41000000 0x200000>;
|
|
|
|
|
no-map;
|
|
|
|
|
};
|
2021-03-28 12:17:36 +00:00
|
|
|
@@ -128,6 +128,7 @@
|
|
|
|
|
gpio-ranges = <&qcom_pinmux 0 0 69>;
|
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
+ #address-cells = <0>;
|
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -190,6 +191,7 @@
|
2021-03-28 12:17:36 +00:00
|
|
|
intc: interrupt-controller@2000000 {
|
|
|
|
|
compatible = "qcom,msm-qgic2";
|
|
|
|
|
interrupt-controller;
|
|
|
|
|
+ #address-cells = <0>;
|
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
|
reg = <0x02000000 0x1000>,
|
|
|
|
|
<0x02002000 0x1000>;
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -219,21 +221,23 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
acc0: clock-controller@2088000 {
|
|
|
|
|
compatible = "qcom,kpss-acc-v1";
|
|
|
|
|
reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
|
|
|
|
|
+ clock-output-names = "acpu0_aux";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
acc1: clock-controller@2098000 {
|
|
|
|
|
compatible = "qcom,kpss-acc-v1";
|
|
|
|
|
reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
|
|
|
|
|
+ clock-output-names = "acpu1_aux";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
saw0: regulator@2089000 {
|
|
|
|
|
- compatible = "qcom,saw2";
|
|
|
|
|
+ compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
|
|
|
|
|
reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
|
|
|
|
|
regulator;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
saw1: regulator@2099000 {
|
|
|
|
|
- compatible = "qcom,saw2";
|
|
|
|
|
+ compatible = "qcom,saw2", "qcom,apq8064-saw2-v1.1-cpu", "syscon";
|
|
|
|
|
reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
|
|
|
|
|
regulator;
|
|
|
|
|
};
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -251,7 +255,7 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
|
|
|
|
|
syscon-tcsr = <&tcsr>;
|
|
|
|
|
|
|
|
|
|
- serial@12490000 {
|
|
|
|
|
+ gsbi2_serial: serial@12490000 {
|
|
|
|
|
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
|
|
|
|
|
reg = <0x12490000 0x1000>,
|
|
|
|
|
<0x12480000 0x1000>;
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -261,7 +265,7 @@
|
2021-05-13 22:15:27 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- i2c@124a0000 {
|
|
|
|
|
+ gsbi2_i2c: i2c@124a0000 {
|
|
|
|
|
compatible = "qcom,i2c-qup-v1.1.1";
|
|
|
|
|
reg = <0x124a0000 0x1000>;
|
|
|
|
|
interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -326,7 +330,7 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
|
|
|
|
|
syscon-tcsr = <&tcsr>;
|
|
|
|
|
|
|
|
|
|
- serial@1a240000 {
|
|
|
|
|
+ gsbi5_serial: serial@1a240000 {
|
|
|
|
|
compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
|
|
|
|
|
reg = <0x1a240000 0x1000>,
|
|
|
|
|
<0x1a200000 0x1000>;
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -397,7 +401,7 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
status = "disabled";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- sata@29000000 {
|
|
|
|
|
+ sata: sata@29000000 {
|
|
|
|
|
compatible = "qcom,ipq806x-ahci", "generic-ahci";
|
|
|
|
|
reg = <0x29000000 0x180>;
|
|
|
|
|
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -430,13 +434,35 @@
|
2021-03-28 12:17:36 +00:00
|
|
|
reg = <0x00700000 0x1000>;
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
+
|
|
|
|
|
+ tsens_calib: calib@400 {
|
|
|
|
|
+ reg = <0x400 0xb>;
|
|
|
|
|
+ };
|
|
|
|
|
+ tsens_backup: backup@410 {
|
|
|
|
|
+ reg = <0x410 0xb>;
|
|
|
|
|
+ };
|
|
|
|
|
+ speedbin_efuse: speedbin@0c0 {
|
|
|
|
|
+ reg = <0x0c0 0x4>;
|
|
|
|
|
+ };
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
gcc: clock-controller@900000 {
|
|
|
|
|
- compatible = "qcom,gcc-ipq8064";
|
|
|
|
|
+ compatible = "qcom,gcc-ipq8064", "syscon";
|
2021-02-28 23:58:57 +00:00
|
|
|
reg = <0x00900000 0x4000>;
|
|
|
|
|
#clock-cells = <1>;
|
|
|
|
|
#reset-cells = <1>;
|
|
|
|
|
+ #power-domain-cells = <1>;
|
2021-03-28 12:17:36 +00:00
|
|
|
+
|
|
|
|
|
+ tsens: thermal-sensor@900000 {
|
|
|
|
|
+ compatible = "qcom,ipq8064-tsens";
|
|
|
|
|
+
|
|
|
|
|
+ nvmem-cells = <&tsens_calib>, <&tsens_backup>;
|
|
|
|
|
+ nvmem-cell-names = "calib", "calib_backup";
|
|
|
|
|
+ interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
+ interrupt-names = "uplow";
|
|
|
|
|
+ #thermal-sensor-cells = <1>;
|
|
|
|
|
+ #qcom,sensors = <11>;
|
|
|
|
|
+ };
|
2021-02-28 23:58:57 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
tcsr: syscon@1a400000 {
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -622,7 +648,7 @@
|
2021-05-08 18:24:53 +00:00
|
|
|
|
|
|
|
|
gmac0: ethernet@37000000 {
|
|
|
|
|
device_type = "network";
|
|
|
|
|
- compatible = "qcom,ipq806x-gmac";
|
|
|
|
|
+ compatible = "qcom,ipq806x-gmac", "snps,dwmac";
|
|
|
|
|
reg = <0x37000000 0x200000>;
|
|
|
|
|
interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
interrupt-names = "macirq";
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -645,7 +671,7 @@
|
2021-05-08 18:24:53 +00:00
|
|
|
|
|
|
|
|
gmac1: ethernet@37200000 {
|
|
|
|
|
device_type = "network";
|
|
|
|
|
- compatible = "qcom,ipq806x-gmac";
|
|
|
|
|
+ compatible = "qcom,ipq806x-gmac", "snps,dwmac";
|
|
|
|
|
reg = <0x37200000 0x200000>;
|
|
|
|
|
interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
interrupt-names = "macirq";
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -668,7 +694,7 @@
|
2021-05-08 18:24:53 +00:00
|
|
|
|
|
|
|
|
gmac2: ethernet@37400000 {
|
|
|
|
|
device_type = "network";
|
|
|
|
|
- compatible = "qcom,ipq806x-gmac";
|
|
|
|
|
+ compatible = "qcom,ipq806x-gmac", "snps,dwmac";
|
|
|
|
|
reg = <0x37400000 0x200000>;
|
|
|
|
|
interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
interrupt-names = "macirq";
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -691,7 +717,7 @@
|
2021-05-08 18:24:53 +00:00
|
|
|
|
|
|
|
|
gmac3: ethernet@37600000 {
|
|
|
|
|
device_type = "network";
|
|
|
|
|
- compatible = "qcom,ipq806x-gmac";
|
|
|
|
|
+ compatible = "qcom,ipq806x-gmac", "snps,dwmac";
|
|
|
|
|
reg = <0x37600000 0x200000>;
|
|
|
|
|
interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
|
interrupt-names = "macirq";
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -740,13 +766,13 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
qcom,ee = <0>;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- amba {
|
|
|
|
|
- compatible = "simple-bus";
|
|
|
|
|
+ amba: amba {
|
|
|
|
|
+ compatible = "arm,amba-bus";
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
|
|
- sdcc@12400000 {
|
|
|
|
|
+ sdcc1: sdcc@12400000 {
|
|
|
|
|
status = "disabled";
|
|
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
|
arm,primecell-periphid = <0x00051180>;
|
2023-02-17 03:25:59 +00:00
|
|
|
@@ -760,13 +786,12 @@
|
2021-02-28 23:58:57 +00:00
|
|
|
non-removable;
|
|
|
|
|
cap-sd-highspeed;
|
|
|
|
|
cap-mmc-highspeed;
|
|
|
|
|
- mmc-ddr-1_8v;
|
|
|
|
|
vmmc-supply = <&vsdcc_fixed>;
|
|
|
|
|
dmas = <&sdcc1bam 2>, <&sdcc1bam 1>;
|
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
- sdcc@12180000 {
|
|
|
|
|
+ sdcc3: sdcc@12180000 {
|
|
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
|
arm,primecell-periphid = <0x00051180>;
|
|
|
|
|
status = "disabled";
|
