mirror of
https://github.com/openwrt/openwrt.git
synced 2024-12-26 08:51:13 +00:00
23 lines
773 B
Diff
23 lines
773 B
Diff
|
From 7d47c62b378a4dbbf3e46a80c7b03966f8964da1 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Samuel Holland <samuel@sholland.org>
|
||
|
|
Date: Fri, 12 Aug 2022 02:24:14 -0500
|
||
|
|
Subject: [PATCH 100/117] ARM: dts: sun8i: a33: Add DPHY interrupt
|
||
|
|
|
||
|
|
The DPHY has an interrupt line which is shared with the DSI controller.
|
||
|
|
|
||
|
|
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/sun8i-a33.dtsi | 1 +
|
||
|
|
1 file changed, 1 insertion(+)
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/sun8i-a33.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/sun8i-a33.dtsi
|
||
|
|
@@ -278,6 +278,7 @@
|
||
|
|
dphy: d-phy@1ca1000 {
|
||
|
|
compatible = "allwinner,sun6i-a31-mipi-dphy";
|
||
|
|
reg = <0x01ca1000 0x1000>;
|
||
|
|
+ interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&ccu CLK_BUS_MIPI_DSI>,
|
||
|
|
<&ccu CLK_DSI_DPHY>;
|
||
|
|
clock-names = "bus", "mod";
|