2021-08-21 08:54:34 +00:00
|
|
|
From 60ed238e2225599540e47a95ecf50313cca9459e Mon Sep 17 00:00:00 2001
|
|
|
|
From: Maxime Ripard <maxime@cerno.tech>
|
|
|
|
Date: Tue, 29 Jun 2021 11:36:38 +0200
|
|
|
|
Subject: [PATCH] drm/vc4: hdmi: Put the device on error in
|
|
|
|
pre_crtc_configure
|
|
|
|
|
|
|
|
In the vc4_hdmi_encoder_pre_crtc_configure() function error path we
|
|
|
|
never actually call pm_runtime_put() even though
|
|
|
|
pm_runtime_resume_and_get() is our very first call.
|
|
|
|
|
|
|
|
Fixes: 4f6e3d66ac52 ("drm/vc4: Add runtime PM support to the HDMI encoder driver")
|
|
|
|
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
|
|
|
|
---
|
|
|
|
drivers/gpu/drm/vc4/vc4_hdmi.c | 6 ++++++
|
|
|
|
1 file changed, 6 insertions(+)
|
|
|
|
|
|
|
|
--- a/drivers/gpu/drm/vc4/vc4_hdmi.c
|
|
|
|
+++ b/drivers/gpu/drm/vc4/vc4_hdmi.c
|
2022-08-28 13:09:23 +00:00
|
|
|
@@ -903,6 +903,7 @@ static void vc4_hdmi_encoder_pre_crtc_co
|
2021-08-21 08:54:34 +00:00
|
|
|
ret = pm_runtime_resume_and_get(&vc4_hdmi->pdev->dev);
|
|
|
|
if (ret < 0) {
|
|
|
|
DRM_ERROR("Failed to retain power domain: %d\n", ret);
|
|
|
|
+ pm_runtime_put(&vc4_hdmi->pdev->dev);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2022-08-28 13:09:23 +00:00
|
|
|
@@ -910,12 +911,14 @@ static void vc4_hdmi_encoder_pre_crtc_co
|
2021-08-21 08:54:34 +00:00
|
|
|
ret = clk_set_rate(vc4_hdmi->pixel_clock, pixel_rate);
|
|
|
|
if (ret) {
|
|
|
|
DRM_ERROR("Failed to set pixel clock rate: %d\n", ret);
|
|
|
|
+ pm_runtime_put(&vc4_hdmi->pdev->dev);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = clk_prepare_enable(vc4_hdmi->pixel_clock);
|
|
|
|
if (ret) {
|
|
|
|
DRM_ERROR("Failed to turn on pixel clock: %d\n", ret);
|
|
|
|
+ pm_runtime_put(&vc4_hdmi->pdev->dev);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2022-08-28 13:09:23 +00:00
|
|
|
@@ -923,6 +926,7 @@ static void vc4_hdmi_encoder_pre_crtc_co
|
2021-08-21 08:54:34 +00:00
|
|
|
vc4_hdmi->hsm_req = clk_request_start(vc4_hdmi->hsm_clock, hsm_rate);
|
|
|
|
if (IS_ERR(vc4_hdmi->hsm_req)) {
|
|
|
|
DRM_ERROR("Failed to set HSM clock rate: %ld\n", PTR_ERR(vc4_hdmi->hsm_req));
|
|
|
|
+ pm_runtime_put(&vc4_hdmi->pdev->dev);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2022-08-28 13:09:23 +00:00
|
|
|
@@ -944,6 +948,7 @@ static void vc4_hdmi_encoder_pre_crtc_co
|
2021-08-21 08:54:34 +00:00
|
|
|
clk_request_done(vc4_hdmi->hsm_req);
|
|
|
|
clk_disable_unprepare(vc4_hdmi->hsm_clock);
|
|
|
|
clk_disable_unprepare(vc4_hdmi->pixel_clock);
|
|
|
|
+ pm_runtime_put(&vc4_hdmi->pdev->dev);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2022-08-28 13:09:23 +00:00
|
|
|
@@ -955,6 +960,7 @@ static void vc4_hdmi_encoder_pre_crtc_co
|
2021-08-21 08:54:34 +00:00
|
|
|
clk_request_done(vc4_hdmi->hsm_req);
|
|
|
|
clk_disable_unprepare(vc4_hdmi->hsm_clock);
|
|
|
|
clk_disable_unprepare(vc4_hdmi->pixel_clock);
|
|
|
|
+ pm_runtime_put(&vc4_hdmi->pdev->dev);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|