2017-10-16 02:35:37 +00:00
|
|
|
#
|
|
|
|
# Copyright 2017 NXP
|
|
|
|
#
|
|
|
|
# This is free software, licensed under the GNU General Public License v2.
|
|
|
|
# See /LICENSE for more information.
|
|
|
|
#
|
|
|
|
|
|
|
|
include $(TOPDIR)/rules.mk
|
|
|
|
|
2017-12-01 21:32:26 +00:00
|
|
|
PKG_NAME:=ls-dpl
|
2022-02-17 17:14:37 +00:00
|
|
|
PKG_VERSION:=21.08
|
layerscape: add LX2160ARDB (Rev2.0 silicon) board support
The QorIQ LX2160A reference design board provides a comprehensive platform
that enables design and evaluation of the LX2160A processor.
- Enables network intelligence with the next generation Datapath (DPPA2)
which provides differentiated offload and a rich set of IO, including
10GE, 25GE, 40GE, and PCIe Gen4
- Delivers unprecedented efficiency and new virtualized networks
- Supports designs in 5G packet processing, network function
virtualization, storage controller, white box switching, network
interface cards, and mobile edge computing
- Supports all three LX2 family members (16-core LX2160A; 12-core LX2120A;
and 8-core LX2080A)
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
[use AUTORELEASE, add dtb to firmware part]
Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2020-07-30 05:12:43 +00:00
|
|
|
PKG_RELEASE:=$(AUTORELEASE)
|
2017-10-16 02:35:37 +00:00
|
|
|
|
|
|
|
PKG_SOURCE_PROTO:=git
|
2018-07-02 03:12:17 +00:00
|
|
|
PKG_SOURCE_URL:=https://source.codeaurora.org/external/qoriq/qoriq-components/mc-utils
|
2021-10-11 10:53:06 +00:00
|
|
|
PKG_SOURCE_VERSION:=LSDK-21.08
|
2022-07-15 19:07:42 +00:00
|
|
|
PKG_MIRROR_HASH:=372498ff4b5c8a1ac64ead5856d03ee021332f57771989ed6fe066745372b242
|
2017-10-16 02:35:37 +00:00
|
|
|
|
2021-05-02 22:35:38 +00:00
|
|
|
PKG_FLAGS:=nonshared
|
|
|
|
|
2017-10-16 02:35:37 +00:00
|
|
|
include $(INCLUDE_DIR)/package.mk
|
2018-09-06 05:30:32 +00:00
|
|
|
include $(INCLUDE_DIR)/kernel.mk
|
2017-10-16 02:35:37 +00:00
|
|
|
|
2020-03-14 06:32:39 +00:00
|
|
|
define Package/layerscape-dpl
|
2017-10-16 02:35:37 +00:00
|
|
|
SECTION:=firmware
|
|
|
|
CATEGORY:=Firmware
|
2020-03-14 06:32:39 +00:00
|
|
|
TITLE:=NXP DPL firmware
|
2018-07-02 03:12:17 +00:00
|
|
|
DEPENDS:=@TARGET_layerscape
|
2017-10-16 02:35:37 +00:00
|
|
|
endef
|
|
|
|
|
2018-07-02 03:12:17 +00:00
|
|
|
MAKE_PATH:=config
|
2018-09-06 05:30:32 +00:00
|
|
|
MAKE_VARS+= \
|
|
|
|
PATH=$(LINUX_DIR)/scripts/dtc:$(PATH)
|
2018-07-02 03:12:17 +00:00
|
|
|
|
2020-03-14 06:32:39 +00:00
|
|
|
define Build/InstallDev
|
2017-10-16 02:35:37 +00:00
|
|
|
$(INSTALL_DIR) $(STAGING_DIR_IMAGE)
|
2021-10-11 10:53:06 +00:00
|
|
|
$(CP) $(PKG_BUILD_DIR)/config/ls1088a/LS1088A-RDB/dpl-eth.0x1D_0x0D.dtb \
|
2020-07-20 13:34:04 +00:00
|
|
|
$(STAGING_DIR_IMAGE)/fsl_ls1088a-rdb-dpl.dtb
|
2021-10-11 10:53:06 +00:00
|
|
|
$(CP) $(PKG_BUILD_DIR)/config/ls1088a/LS1088A-RDB/dpc.0x1D-0x0D.dtb \
|
2020-07-20 13:34:04 +00:00
|
|
|
$(STAGING_DIR_IMAGE)/fsl_ls1088a-rdb-dpc.dtb
|
2021-10-11 10:53:06 +00:00
|
|
|
$(CP) $(PKG_BUILD_DIR)/config/ls2088a/LS2088A-RDB/dpl-eth.0x2A_0x41.dtb \
|
2020-07-20 13:34:04 +00:00
|
|
|
$(STAGING_DIR_IMAGE)/fsl_ls2088a-rdb-dpl.dtb
|
2021-10-11 10:53:06 +00:00
|
|
|
$(CP) $(PKG_BUILD_DIR)/config/ls2088a/LS2088A-RDB/dpc.0x2A_0x41.dtb \
|
2020-07-20 13:34:04 +00:00
|
|
|
$(STAGING_DIR_IMAGE)/fsl_ls2088a-rdb-dpc.dtb
|
2021-10-11 10:53:06 +00:00
|
|
|
$(CP) $(PKG_BUILD_DIR)/config/lx2160a/LX2160A-RDB/dpl-eth.19.dtb \
|
layerscape: add LX2160ARDB (Rev2.0 silicon) board support
The QorIQ LX2160A reference design board provides a comprehensive platform
that enables design and evaluation of the LX2160A processor.
- Enables network intelligence with the next generation Datapath (DPPA2)
which provides differentiated offload and a rich set of IO, including
10GE, 25GE, 40GE, and PCIe Gen4
- Delivers unprecedented efficiency and new virtualized networks
- Supports designs in 5G packet processing, network function
virtualization, storage controller, white box switching, network
interface cards, and mobile edge computing
- Supports all three LX2 family members (16-core LX2160A; 12-core LX2120A;
and 8-core LX2080A)
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
[use AUTORELEASE, add dtb to firmware part]
Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2020-07-30 05:12:43 +00:00
|
|
|
$(STAGING_DIR_IMAGE)/fsl_lx2160a-rdb-dpl.dtb
|
2021-10-11 10:53:06 +00:00
|
|
|
$(CP) $(PKG_BUILD_DIR)/config/lx2160a/LX2160A-RDB/dpc-usxgmii.dtb \
|
layerscape: add LX2160ARDB (Rev2.0 silicon) board support
The QorIQ LX2160A reference design board provides a comprehensive platform
that enables design and evaluation of the LX2160A processor.
- Enables network intelligence with the next generation Datapath (DPPA2)
which provides differentiated offload and a rich set of IO, including
10GE, 25GE, 40GE, and PCIe Gen4
- Delivers unprecedented efficiency and new virtualized networks
- Supports designs in 5G packet processing, network function
virtualization, storage controller, white box switching, network
interface cards, and mobile edge computing
- Supports all three LX2 family members (16-core LX2160A; 12-core LX2120A;
and 8-core LX2080A)
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
[use AUTORELEASE, add dtb to firmware part]
Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2020-07-30 05:12:43 +00:00
|
|
|
$(STAGING_DIR_IMAGE)/fsl_lx2160a-rdb-dpc.dtb
|
2017-10-16 02:35:37 +00:00
|
|
|
endef
|
|
|
|
|
2020-03-14 06:32:39 +00:00
|
|
|
$(eval $(call BuildPackage,layerscape-dpl))
|