3 Commits

Author SHA1 Message Date
Xianjun Jiao
030b3f45eb Fix the csi fuzzer CIR:
Due to FPGA implementation, there CIR actually is [1, 0, c1, c2], not [1, c1, c2]
2025-01-14 09:55:37 +01:00
Xianjun Jiao
2b9eb82fa9 Fix the csi fuzzer CIR:
Due to FPGA implementation, there CIR actually is [1, 0, c1, c2], not [1, c1, c2]
2025-01-08 10:36:12 +01:00
Xianjun Jiao
b49db4c59a csi fuzzer document and publication (former paper) section udpate 2021-05-16 16:14:26 +02:00