mirror of
https://github.com/open-sdr/openwifi.git
synced 2024-12-18 21:28:07 +00:00
Add comprehensive info at the beginning of .ftr files to reproduce ad9361 ftr files.
Also add a narrower band fir example
This commit is contained in:
parent
9f9b6708c9
commit
6c538ca928
@ -1,18 +1,17 @@
|
||||
# Generated with AD9361 Filter Design Wizard 16.1.3-g924f0cd
|
||||
# Generated with AD9361 Filter Design Wizard 16.1.3
|
||||
# MATLAB 9.10.0.1602886 (R2021a), 18-Nov-2021 11:34:55
|
||||
# Inputs:
|
||||
# Data Sample Frequency = 40000000 Hz
|
||||
# Filter = 2
|
||||
# Phase Equalization = 0
|
||||
# Use AD936x FIR = 1
|
||||
# Fpass = 8.750000e+00
|
||||
# Fstop = 1.125000e+01
|
||||
# Apass = 5.000000e-01
|
||||
# Astop = 80
|
||||
# Param = 0.000000
|
||||
# PLL rate = 1280
|
||||
# Converter = 320
|
||||
# Data rate = 40
|
||||
# Rx setting:
|
||||
# Data Rate 40, Clock (MHz) ADC 320 DAC 320 1x
|
||||
# PLL Div 4x, PLL (MHz) 1280
|
||||
# Units: dB. Apass 0.5, Astop 80, Astop (FIR) 0
|
||||
# Units: MHz. Fpass 8.75, Fstop 11.25, Fcutoff (Analog) 15.6896, RF Bandwidth 22.4138
|
||||
# AD936x Decimation Rates. Use Internal FIR. FIR 1X 40, HB1 2X 80, HB2 2X 160, HB3 2X 320
|
||||
# Tx setting:
|
||||
# Data Rate 40, Clock (MHz) ADC 320 DAC 320 1x
|
||||
# PLL Div 4x, PLL (MHz) 1280
|
||||
# Units: dB. Apass 0.5, Astop 80, Astop (FIR) 0
|
||||
# Units: MHz. Fpass 8.75, Fstop 11.25, Fcutoff (Analog) 17.6508, RF Bandwidth 22.0636
|
||||
# AD936x Interpolation Rates. Use Internal FIR. FIR 1X 40, HB1 2X 80, HB2 2X 160, HB3 2X 320
|
||||
TX 3 GAIN -6 INT 1
|
||||
RX 3 GAIN -6 DEC 1
|
||||
RTX 1280000000 320000000 160000000 80000000 40000000 40000000
|
||||
|
68
user_space/openwifi_ad9361_fir_tx_0MHz_11n_narrow1.ftr
Normal file
68
user_space/openwifi_ad9361_fir_tx_0MHz_11n_narrow1.ftr
Normal file
@ -0,0 +1,68 @@
|
||||
# Generated with AD9361 Filter Design Wizard 16.1.3
|
||||
# MATLAB 9.10.0.1602886 (R2021a), 31-Oct-2022 15:56:07
|
||||
# Rx setting:
|
||||
# Data Rate 40, Clock (MHz) ADC 320 DAC 320 1x
|
||||
# PLL Div 4x, PLL (MHz) 1280
|
||||
# Units: dB. Apass 0.5, Astop 120, Astop (FIR) 0
|
||||
# Units: MHz. Fpass 8.75, Fstop 12.1, Fcutoff (Analog) 15.6896, RF Bandwidth 22.4138
|
||||
# AD936x Decimation Rates. Use Internal FIR. FIR 1X 40, HB1 2X 80, HB2 2X 160, HB3 2X 320
|
||||
# Tx setting:
|
||||
# Data Rate 40, Clock (MHz) ADC 320 DAC 320 1x
|
||||
# PLL Div 4x, PLL (MHz) 1280
|
||||
# Units: dB. Apass 0.5, Astop 80, Astop (FIR) 0
|
||||
# Units: MHz. Fpass 8.75, Fstop 11.25, Fcutoff (Analog) 17.6508, RF Bandwidth 22.0636
|
||||
# AD936x Interpolation Rates. Use Internal FIR. FIR 1X 40, HB1 2X 80, HB2 2X 160, HB3 2X 320
|
||||
TX 3 GAIN -6 INT 1
|
||||
RX 3 GAIN -6 DEC 1
|
||||
RTX 1280000000 320000000 160000000 80000000 40000000 40000000
|
||||
RRX 1280000000 320000000 160000000 80000000 40000000 40000000
|
||||
BWTX 25215414
|
||||
BWRX 25215513
|
||||
41,-12
|
||||
31,-90
|
||||
-187,-279
|
||||
-496,-446
|
||||
-395,-280
|
||||
183,212
|
||||
412,395
|
||||
-201,-140
|
||||
-619,-571
|
||||
148,58
|
||||
886,827
|
||||
-38,87
|
||||
-1232,-1169
|
||||
-166,-334
|
||||
1680,1622
|
||||
513,740
|
||||
-2284,-2242
|
||||
-1107,-1417
|
||||
3197,3181
|
||||
2238,2687
|
||||
-4904,-4913
|
||||
-5068,-5819
|
||||
10562,10346
|
||||
28812,29882
|
||||
28812,29882
|
||||
10562,10346
|
||||
-5068,-5819
|
||||
-4904,-4913
|
||||
2238,2687
|
||||
3197,3181
|
||||
-1107,-1417
|
||||
-2284,-2242
|
||||
513,740
|
||||
1680,1622
|
||||
-166,-334
|
||||
-1232,-1169
|
||||
-38,87
|
||||
886,827
|
||||
148,58
|
||||
-619,-571
|
||||
-201,-140
|
||||
412,395
|
||||
183,212
|
||||
-395,-280
|
||||
-496,-446
|
||||
-187,-279
|
||||
31,-90
|
||||
41,-12
|
Loading…
Reference in New Issue
Block a user