Fix the csi fuzzer CIR:

Browse Source

Due to FPGA implementation, there CIR actually is [1, 0, c1, c2], not [1, c1, c2]

...

This commit is contained in:

Xianjun Jiao 2025-01-08 10:36:12 +01:00

parent 9fd3eee8b3

commit 2b9eb82fa9

2 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN

doc/app_notes/csi-fuzzer-implementation.png

Binary file not shown.

Side by Side Swipe Overlay Before Width:  |  Height:  |  Size: 94 KiB After Width:  |  Height:  |  Size: 128 KiB

BIN

doc/app_notes/csi-fuzzer-principle.png

Binary file not shown.

Side by Side Swipe Overlay Before Width:  |  Height:  |  Size: 36 KiB After Width:  |  Height:  |  Size: 48 KiB