Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.
Go to file
Jinghao Shi cf69020661 init
2017-04-03 12:52:37 -04:00
scripts scripts init 2017-04-03 12:52:21 -04:00
testing_inputs testing inputs init 2017-04-03 12:52:31 -04:00
verilog verilog init 2017-04-03 12:52:03 -04:00
.gitignore init 2017-04-03 12:52:37 -04:00