mirror of
https://github.com/jhshi/openofdm.git
synced 2025-03-01 03:26:09 +00:00
18 lines
309 B
Verilog
18 lines
309 B
Verilog
`include "common_defs.v"
|
|
|
|
module rot_lut (
|
|
input clka,
|
|
input [`ROTATE_LUT_LEN_SHIFT-1:0] addra,
|
|
output reg [31:0] douta
|
|
);
|
|
|
|
reg [31:0] ram [0:(1<<`ROTATE_LUT_LEN_SHIFT)-1];
|
|
initial begin
|
|
$readmemb("./rot_lut.mif", ram);
|
|
end
|
|
|
|
always @(posedge clka) begin
|
|
douta <= ram[addra];
|
|
end
|
|
endmodule
|