2017-04-03 14:42:37 -04:00
|
|
|
.. OpenOFDM documentation master file, created by
|
|
|
|
|
sphinx-quickstart on Mon Apr 3 14:42:17 2017.
|
|
|
|
|
You can adapt this file completely to your liking, but it should at least
|
|
|
|
|
contain the root `toctree` directive.
|
|
|
|
|
|
2017-04-21 13:42:20 -04:00
|
|
|
|project|: Synthesizable, Modular Verilog Implementation of 802.11 OFDM Decoder
|
|
|
|
|
===============================================================================
|
|
|
|
|
|
|
|
|
|
|project| is a open source Verilog implementation of 802.11 OFDM decoder.
|
|
|
|
|
Highlights are:
|
|
|
|
|
|
|
|
|
|
- Supports 802.11a/g (all bit rates) and 802.11n (20MHz BW, MCS 0 - 7)
|
|
|
|
|
- Modular design, easy to extend
|
|
|
|
|
- Fully synthesizable, tested on USRP N210
|
2017-04-03 14:42:37 -04:00
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
|
|
|
|
:caption: Contents:
|
|
|
|
|
|
2017-04-21 13:42:20 -04:00
|
|
|
overview
|
2017-04-05 16:06:23 -04:00
|
|
|
detection
|
2017-04-03 15:48:25 -04:00
|
|
|
freq_offset
|
2017-04-07 16:48:34 -04:00
|
|
|
sync_long
|
2017-04-12 15:49:17 -04:00
|
|
|
eq
|
2017-04-14 10:59:40 -04:00
|
|
|
decode
|
2017-04-17 15:55:36 -04:00
|
|
|
sig
|
2017-04-05 16:06:23 -04:00
|
|
|
setting
|
|
|
|
|
verilog
|
2017-04-25 15:19:32 -04:00
|
|
|
usrp
|
2017-04-03 15:48:25 -04:00
|
|
|
|
