mirror of
https://github.com/k3ng/k3ng_rotator_controller.git
synced 2024-12-22 14:32:25 +00:00
104 lines
4.2 KiB
C++
104 lines
4.2 KiB
C++
|
/*
|
||
|
* Interrupt and PWM utilities for 16 bit Timer5 on ATmega640/1280/2560
|
||
|
* Original code by Jesse Tane for http://labs.ideo.com August 2008
|
||
|
* Modified March 2009 by Jérôme Despatis and Jesse Tane for ATmega328 support
|
||
|
* Modified June 2009 by Michael Polli and Jesse Tane to fix a bug in setPeriod() which caused the timer to stop
|
||
|
* Modified Oct 2009 by Dan Clemens to work with timer3 of the ATMega1280 or Arduino Mega
|
||
|
* Modified Aug 2011 by RobotFreak to work with timer5 of the ATMega640/1280/2560 or Arduino Mega/ADK
|
||
|
*
|
||
|
* This is free software. You can redistribute it and/or modify it under
|
||
|
* the terms of Creative Commons Attribution 3.0 United States License.
|
||
|
* To view a copy of this license, visit http://creativecommons.org/licenses/by/3.0/us/
|
||
|
* or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.
|
||
|
*
|
||
|
*/
|
||
|
|
||
|
#include "TimerFive.h"
|
||
|
|
||
|
TimerFive Timer5; // preinstatiate
|
||
|
|
||
|
ISR(TIMER5_OVF_vect) // interrupt service routine that wraps a user defined function supplied by attachInterrupt
|
||
|
{
|
||
|
Timer5.isrCallback();
|
||
|
}
|
||
|
|
||
|
void TimerFive::initialize(long microseconds)
|
||
|
{
|
||
|
TCCR5A = 0; // clear control register A
|
||
|
TCCR5B = _BV(WGM53); // set mode as phase and frequency correct pwm, stop the timer
|
||
|
setPeriod(microseconds);
|
||
|
}
|
||
|
|
||
|
void TimerFive::setPeriod(long microseconds)
|
||
|
{
|
||
|
long cycles = (F_CPU * microseconds) / 2000000; // the counter runs backwards after TOP, interrupt is at BOTTOM so divide microseconds by 2
|
||
|
if(cycles < RESOLUTION) clockSelectBits = _BV(CS50); // no prescale, full xtal
|
||
|
else if((cycles >>= 3) < RESOLUTION) clockSelectBits = _BV(CS51); // prescale by /8
|
||
|
else if((cycles >>= 3) < RESOLUTION) clockSelectBits = _BV(CS51) | _BV(CS50); // prescale by /64
|
||
|
else if((cycles >>= 2) < RESOLUTION) clockSelectBits = _BV(CS52); // prescale by /256
|
||
|
else if((cycles >>= 2) < RESOLUTION) clockSelectBits = _BV(CS52) | _BV(CS50); // prescale by /1024
|
||
|
else cycles = RESOLUTION - 1, clockSelectBits = _BV(CS52) | _BV(CS50); // request was out of bounds, set as maximum
|
||
|
ICR5 = pwmPeriod = cycles; // ICR1 is TOP in p & f correct pwm mode
|
||
|
TCCR5B &= ~(_BV(CS50) | _BV(CS51) | _BV(CS52));
|
||
|
TCCR5B |= clockSelectBits; // reset clock select register
|
||
|
}
|
||
|
|
||
|
void TimerFive::setPwmDuty(char pin, int duty)
|
||
|
{
|
||
|
unsigned long dutyCycle = pwmPeriod;
|
||
|
dutyCycle *= duty;
|
||
|
dutyCycle >>= 10;
|
||
|
if(pin == 46) OCR5A = dutyCycle;
|
||
|
if(pin == 45) OCR5B = dutyCycle;
|
||
|
if(pin == 44) OCR5C = dutyCycle;
|
||
|
}
|
||
|
|
||
|
void TimerFive::pwm(char pin, int duty, long microseconds) // expects duty cycle to be 10 bit (1024)
|
||
|
{
|
||
|
if(microseconds > 0) setPeriod(microseconds);
|
||
|
|
||
|
// sets data direction register for pwm output pin
|
||
|
// activates the output pin
|
||
|
if(pin == 46) { DDRE |= _BV(PORTL3); TCCR5A |= _BV(COM5A1); }
|
||
|
if(pin == 45) { DDRE |= _BV(PORTL4); TCCR5A |= _BV(COM5B1); }
|
||
|
if(pin == 44) { DDRE |= _BV(PORTL5); TCCR5A |= _BV(COM5C1); }
|
||
|
setPwmDuty(pin, duty);
|
||
|
start();
|
||
|
}
|
||
|
|
||
|
void TimerFive::disablePwm(char pin)
|
||
|
{
|
||
|
if(pin == 46) TCCR5A &= ~_BV(COM5A1); // clear the bit that enables pwm on PE3
|
||
|
if(pin == 45) TCCR5A &= ~_BV(COM5B1); // clear the bit that enables pwm on PE4
|
||
|
if(pin == 44) TCCR5A &= ~_BV(COM5C1); // clear the bit that enables pwm on PE5
|
||
|
}
|
||
|
|
||
|
void TimerFive::attachInterrupt(void (*isr)(), long microseconds)
|
||
|
{
|
||
|
if(microseconds > 0) setPeriod(microseconds);
|
||
|
isrCallback = isr; // register the user's callback with the real ISR
|
||
|
TIMSK5 = _BV(TOIE5); // sets the timer overflow interrupt enable bit
|
||
|
sei(); // ensures that interrupts are globally enabled
|
||
|
start();
|
||
|
}
|
||
|
|
||
|
void TimerFive::detachInterrupt()
|
||
|
{
|
||
|
TIMSK5 &= ~_BV(TOIE5); // clears the timer overflow interrupt enable bit
|
||
|
}
|
||
|
|
||
|
void TimerFive::start()
|
||
|
{
|
||
|
TCCR5B |= clockSelectBits;
|
||
|
}
|
||
|
|
||
|
void TimerFive::stop()
|
||
|
{
|
||
|
TCCR5B &= ~(_BV(CS50) | _BV(CS51) | _BV(CS52)); // clears all clock selects bits
|
||
|
}
|
||
|
|
||
|
void TimerFive::restart()
|
||
|
{
|
||
|
TCNT5 = 0;
|
||
|
}
|