mirror of
https://github.com/linuxboot/heads.git
synced 2024-12-30 01:38:56 +00:00
16d9c405ac
Fixes access to the EC through the Index I/O interface Fixes AC and DC LoadLine values to avoid overheating problems Fix Turbo mode value from EC Change version name to have '-heads' suffix
75 lines
3.1 KiB
Diff
75 lines
3.1 KiB
Diff
From c6dd40b67a21bda1d8ec6043f19e4606a3695a05 Mon Sep 17 00:00:00 2001
|
|
From: Youness Alaoui <youness.alaoui@puri.sm>
|
|
Date: Tue, 13 Mar 2018 16:53:30 -0400
|
|
Subject: [PATCH 1/3] purism/librem13v1, librem13v2, liberm15v3: Fix EC LPC I/O
|
|
port
|
|
|
|
The LPC I/O ports for communicating with the EC were not set
|
|
properly causing ectool to fail to read the Index I/O from the EC.
|
|
|
|
The EC Index I/O is on port 0x380 and the LPC I/O port needs to be
|
|
decoded by the PCI device for it to be accessible.
|
|
|
|
This fixes it for the Librem 13v1, 13v2 and 15v3.
|
|
|
|
Change-Id: Ide1d158340eadfabbce5f70ceccddfabb4db188a
|
|
Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm>
|
|
---
|
|
src/mainboard/purism/librem13v1/devicetree.cb | 4 ++++
|
|
src/mainboard/purism/librem_skl/variants/librem13v2/devicetree.cb | 6 +++---
|
|
src/mainboard/purism/librem_skl/variants/librem15v3/devicetree.cb | 6 +++---
|
|
3 files changed, 10 insertions(+), 6 deletions(-)
|
|
|
|
diff --git a/src/mainboard/purism/librem13v1/devicetree.cb b/src/mainboard/purism/librem13v1/devicetree.cb
|
|
index ba38070a55..c916e9a9a4 100644
|
|
--- a/src/mainboard/purism/librem13v1/devicetree.cb
|
|
+++ b/src/mainboard/purism/librem13v1/devicetree.cb
|
|
@@ -18,6 +18,10 @@ chip soc/intel/broadwell
|
|
register "gpu_panel_power_backlight_on_delay" = "2000" # 200ms
|
|
register "gpu_panel_power_backlight_off_delay" = "2000" # 200ms
|
|
|
|
+ # EC host command ranges are in 0x380-0x383 & 0x80-0x8f
|
|
+ register "gen1_dec" = "0x00000381"
|
|
+ register "gen2_dec" = "0x000c0081"
|
|
+
|
|
# Port 0 is HDD
|
|
# Port 3 is M.2 NGFF
|
|
register "sata_port_map" = "0x9"
|
|
diff --git a/src/mainboard/purism/librem_skl/variants/librem13v2/devicetree.cb b/src/mainboard/purism/librem_skl/variants/librem13v2/devicetree.cb
|
|
index 159d921046..da97fb9ea7 100644
|
|
--- a/src/mainboard/purism/librem_skl/variants/librem13v2/devicetree.cb
|
|
+++ b/src/mainboard/purism/librem_skl/variants/librem13v2/devicetree.cb
|
|
@@ -24,9 +24,9 @@ chip soc/intel/skylake
|
|
register "gpe0_dw1" = "GPP_D"
|
|
register "gpe0_dw2" = "GPP_E"
|
|
|
|
- # EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
|
|
- register "gen1_dec" = "0x00fc0801"
|
|
- register "gen2_dec" = "0x000c0201"
|
|
+ # EC host command ranges are in 0x380-0x383 & 0x80-0x8f
|
|
+ register "gen1_dec" = "0x00000381"
|
|
+ register "gen2_dec" = "0x000c0081"
|
|
|
|
# Enable "Intel Speed Shift Technology"
|
|
register "speed_shift_enable" = "1"
|
|
diff --git a/src/mainboard/purism/librem_skl/variants/librem15v3/devicetree.cb b/src/mainboard/purism/librem_skl/variants/librem15v3/devicetree.cb
|
|
index 035db18eff..deaf3a6deb 100644
|
|
--- a/src/mainboard/purism/librem_skl/variants/librem15v3/devicetree.cb
|
|
+++ b/src/mainboard/purism/librem_skl/variants/librem15v3/devicetree.cb
|
|
@@ -24,9 +24,9 @@ chip soc/intel/skylake
|
|
register "gpe0_dw1" = "GPP_D"
|
|
register "gpe0_dw2" = "GPP_E"
|
|
|
|
- # EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
|
|
- register "gen1_dec" = "0x00fc0801"
|
|
- register "gen2_dec" = "0x000c0201"
|
|
+ # EC host command ranges are in 0x380-0x383 & 0x80-0x8f
|
|
+ register "gen1_dec" = "0x00000381"
|
|
+ register "gen2_dec" = "0x000c0081"
|
|
|
|
# Enable "Intel Speed Shift Technology"
|
|
register "speed_shift_enable" = "1"
|
|
--
|
|
2.14.3
|
|
|