ExternalVendorCode/heads
1
0
Fork 0
mirror of https://github.com/linuxboot/heads.git synced 2024-12-18 20:47:55 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
e02228407f
heads/config/coreboot-t430-maximized.config

25 lines
859 B
Makefile
Raw Normal View History

xx20/xx30 boards uniformisation when switching to coreboot 4.13 - all: coreboot NO_POST for all boards - all: coreboot NO_GFX_INIT (linux payload does the graphic init) - all: coreboot TPM_MEASURED_BOOT (no more patches under Heads for measured boot) - all: coreboot DRIVERS_PS2_KEYBOARD (fixes no keyboard on soft reboot and potentially xx30t xx20t fix for random raw keyboard (to be tested) - all: coreboot removal of DEFAULT_CONSOLE_LOGLEVEL_5 under some boards - all: coreboot removal of "loglevel=3" under some linux command line options booting Heads kernel - all: coreboot removal of DEBUG_SMM_RELOCATION (unneeded) - all: coreboot INCLUDE_CONFIG_FILE and COLLECT_TIMESTAMPS for all boards - all: coreboot CONSOLE_SERIAL present on all boards - all: coreboot add VBT - all: board configs switch to cryptsetup2 xx20 hotp-maximized boards: - removal of dropbear (not enough space to have htop + dropbear) txx0 boards coreboot: - USE_OPTION_TABLE and STATIC_OPTION_TABLE added (todo: check T430 boards optimization and find issue/PR and ammend this commit)
2021-07-26 15:41:28 +00:00
CONFIG_USE_OPTION_TABLE=y
CONFIG_STATIC_OPTION_TABLE=y
io386 platform lockdown: enable on sandy/ivy/haswell maximized board configs
2023-04-12 19:08:49 +00:00
# CONFIG_USE_BLOBS is not set
Add xx30-maximized and xx30-hotp-maximized boards (11.5mb flashable BIOS regions, reproducible me.bin and generated gbe.bin and totally externally and internally flashable roms) (#703) * xx30-*-maximized: update flashrom options removing --ifd bios option, keeping whole flash of rom internally. WARNING: ifd needs to be initially unlocked through ifdtool -u on 8mb bottom SPI backup. YOU CANNOT COME FROM 1VYRAIN. IF COMING FROM SKULLS, YOU MUST HAVE RAN OPTIONAL -u OPTION FROM SKULLS. PLEASE UPGRADE ONLY AFTER HAVING A PHYSICAL BACKUP OF BOTH SPI FLASH CHIPS. MORE INFORMATION UNDER https://github.com/osresearch/heads/pull/703. This will guarantee that future flash of produced rom will reflash the ROM totally, where heads make sure of adding users customizations (public key, /etc/config.user) when internally flashed. Unfortunately, if you flash externally, you will have to reinject your public key and readd /etc/config customizations. * Adding generated bincfg coreboot 4.8.1 patch (merged under coreboot 4.13 and backported here to 4.8.1), resulting in gbe.bin under blobs/xx30/gbe.bin and instructions to replicate in README prior of automation (under repo). Note that MAC under gbe.bin is fixed to DE:AD:C0:FF:EE unless extract.sh script is ran on external backup to keep current user's MAC (Thanks to @Thrilleratplay's contribution!) * xx30 blobs: add two blobs management scripts for xx30: extract from local backup/download+neuter ME extract.sh: extract from external backup: gbe.bin, neuter under me.bin and maximize BIOS+reduce ME regions under unlocked ifd.bin. download_clean_me.sh: download and verify Lenovo latest ME version from website, and drop me.bin in place. Note: me.bin is 98kb, containing only BUP and ROMP partitions which cannot be modified nor deleted else computer won't boot. As a result, BIOS region is maximized in ifd.bin to 11.5mb and coreboot config takes advantage of that freed space. * CircleCI: xx30-*-maximized additional step to call download_clean_me.sh prior of building boards so that me.bin is dopped in place. This should be done by users prior of building xx30-*-maximized boards locally, which is imitated in CircleCI builds (look at .circleci/config.yaml for innoextract host added dependency and board buildings. Results on github for each commit).
2020-12-02 22:01:44 +00:00
CONFIG_VENDOR_LENOVO=y
xx20/xx30 boards uniformisation when switching to coreboot 4.13 - all: coreboot NO_POST for all boards - all: coreboot NO_GFX_INIT (linux payload does the graphic init) - all: coreboot TPM_MEASURED_BOOT (no more patches under Heads for measured boot) - all: coreboot DRIVERS_PS2_KEYBOARD (fixes no keyboard on soft reboot and potentially xx30t xx20t fix for random raw keyboard (to be tested) - all: coreboot removal of DEFAULT_CONSOLE_LOGLEVEL_5 under some boards - all: coreboot removal of "loglevel=3" under some linux command line options booting Heads kernel - all: coreboot removal of DEBUG_SMM_RELOCATION (unneeded) - all: coreboot INCLUDE_CONFIG_FILE and COLLECT_TIMESTAMPS for all boards - all: coreboot CONSOLE_SERIAL present on all boards - all: coreboot add VBT - all: board configs switch to cryptsetup2 xx20 hotp-maximized boards: - removal of dropbear (not enough space to have htop + dropbear) txx0 boards coreboot: - USE_OPTION_TABLE and STATIC_OPTION_TABLE added (todo: check T430 boards optimization and find issue/PR and ammend this commit)
2021-07-26 15:41:28 +00:00
CONFIG_NO_POST=y
xx20/xx30 maximized coreboot configs: Fix CONFIG_CBFS_SIZE to reflect ifd.bin's BIOS regions. The calculations outlined at https://github.com/osresearch/heads/pull/1282#discussion_r1072473677 Sums to having 'ifdtool -f layout.txt ifd_shrinked.bin && cat layout.txt' The example for T440p: 00000000:00000fff fd 00021000:00bfffff bios 00003000:00020fff me 00001000:00002fff gbe Here: 00bfffff-00021000=BDEFFF Which is exact result of @rbeslow's calculations. There is an issue on haswell, maybe because of car, maybe because of non native memory init blob. But this is not the case for xx20/xx30 boards.
2023-01-28 21:17:59 +00:00
CONFIG_CBFS_SIZE=0xBE4FFF
Expand @VAR@ placeholders in configuration files This makes configs much less dependent on directory layout. As of this commit the following variables are supported: * @BOARD_BUILD_DIR@ - absolute path under build/ * @BLOB_DIR@ - absolute path to blobs/ Signed-off-by: Sergii Dmytruk <sergii.dmytruk@3mdeb.com>
2022-08-16 16:39:33 +00:00
CONFIG_IFD_BIN_PATH="@BLOB_DIR@/xx30/ifd.bin"
CONFIG_ME_BIN_PATH="@BLOB_DIR@/xx30/me.bin"
CONFIG_GBE_BIN_PATH="@BLOB_DIR@/xx30/gbe.bin"
xx20/xx30 boards uniformisation when switching to coreboot 4.13 - all: coreboot NO_POST for all boards - all: coreboot NO_GFX_INIT (linux payload does the graphic init) - all: coreboot TPM_MEASURED_BOOT (no more patches under Heads for measured boot) - all: coreboot DRIVERS_PS2_KEYBOARD (fixes no keyboard on soft reboot and potentially xx30t xx20t fix for random raw keyboard (to be tested) - all: coreboot removal of DEFAULT_CONSOLE_LOGLEVEL_5 under some boards - all: coreboot removal of "loglevel=3" under some linux command line options booting Heads kernel - all: coreboot removal of DEBUG_SMM_RELOCATION (unneeded) - all: coreboot INCLUDE_CONFIG_FILE and COLLECT_TIMESTAMPS for all boards - all: coreboot CONSOLE_SERIAL present on all boards - all: coreboot add VBT - all: board configs switch to cryptsetup2 xx20 hotp-maximized boards: - removal of dropbear (not enough space to have htop + dropbear) txx0 boards coreboot: - USE_OPTION_TABLE and STATIC_OPTION_TABLE added (todo: check T430 boards optimization and find issue/PR and ammend this commit)
2021-07-26 15:41:28 +00:00
CONFIG_HAVE_IFD_BIN=y
Add xx30-maximized and xx30-hotp-maximized boards (11.5mb flashable BIOS regions, reproducible me.bin and generated gbe.bin and totally externally and internally flashable roms) (#703) * xx30-*-maximized: update flashrom options removing --ifd bios option, keeping whole flash of rom internally. WARNING: ifd needs to be initially unlocked through ifdtool -u on 8mb bottom SPI backup. YOU CANNOT COME FROM 1VYRAIN. IF COMING FROM SKULLS, YOU MUST HAVE RAN OPTIONAL -u OPTION FROM SKULLS. PLEASE UPGRADE ONLY AFTER HAVING A PHYSICAL BACKUP OF BOTH SPI FLASH CHIPS. MORE INFORMATION UNDER https://github.com/osresearch/heads/pull/703. This will guarantee that future flash of produced rom will reflash the ROM totally, where heads make sure of adding users customizations (public key, /etc/config.user) when internally flashed. Unfortunately, if you flash externally, you will have to reinject your public key and readd /etc/config customizations. * Adding generated bincfg coreboot 4.8.1 patch (merged under coreboot 4.13 and backported here to 4.8.1), resulting in gbe.bin under blobs/xx30/gbe.bin and instructions to replicate in README prior of automation (under repo). Note that MAC under gbe.bin is fixed to DE:AD:C0:FF:EE unless extract.sh script is ran on external backup to keep current user's MAC (Thanks to @Thrilleratplay's contribution!) * xx30 blobs: add two blobs management scripts for xx30: extract from local backup/download+neuter ME extract.sh: extract from external backup: gbe.bin, neuter under me.bin and maximize BIOS+reduce ME regions under unlocked ifd.bin. download_clean_me.sh: download and verify Lenovo latest ME version from website, and drop me.bin in place. Note: me.bin is 98kb, containing only BUP and ROMP partitions which cannot be modified nor deleted else computer won't boot. As a result, BIOS region is maximized in ifd.bin to 11.5mb and coreboot config takes advantage of that freed space. * CircleCI: xx30-*-maximized additional step to call download_clean_me.sh prior of building boards so that me.bin is dopped in place. This should be done by users prior of building xx30-*-maximized boards locally, which is imitated in CircleCI builds (look at .circleci/config.yaml for innoextract host added dependency and board buildings. Results on github for each commit).
2020-12-02 22:01:44 +00:00
CONFIG_BOARD_LENOVO_THINKPAD_T430=y
config/coreboot-* : adapt i915drmfb driven boards framebuffer requirements - add additional kernel boot params for i915 where needed: - adds : drm_kms_helper.drm_leak_fbdev_smem=1 i915.enable_fbc=0 ( to permit kexec into vesa fb of kexec'ed kernel for i915 driven gpus without framebuffer compression, leaking smem fbdev address for kexec to pickup )
2023-04-19 14:58:07 +00:00
CONFIG_LINUX_COMMAND_LINE="intel_iommu=igfx_off drm_kms_helper.drm_leak_fbdev_smem=1 i915.enable_fbc=0 quiet"
Add xx30-maximized and xx30-hotp-maximized boards (11.5mb flashable BIOS regions, reproducible me.bin and generated gbe.bin and totally externally and internally flashable roms) (#703) * xx30-*-maximized: update flashrom options removing --ifd bios option, keeping whole flash of rom internally. WARNING: ifd needs to be initially unlocked through ifdtool -u on 8mb bottom SPI backup. YOU CANNOT COME FROM 1VYRAIN. IF COMING FROM SKULLS, YOU MUST HAVE RAN OPTIONAL -u OPTION FROM SKULLS. PLEASE UPGRADE ONLY AFTER HAVING A PHYSICAL BACKUP OF BOTH SPI FLASH CHIPS. MORE INFORMATION UNDER https://github.com/osresearch/heads/pull/703. This will guarantee that future flash of produced rom will reflash the ROM totally, where heads make sure of adding users customizations (public key, /etc/config.user) when internally flashed. Unfortunately, if you flash externally, you will have to reinject your public key and readd /etc/config customizations. * Adding generated bincfg coreboot 4.8.1 patch (merged under coreboot 4.13 and backported here to 4.8.1), resulting in gbe.bin under blobs/xx30/gbe.bin and instructions to replicate in README prior of automation (under repo). Note that MAC under gbe.bin is fixed to DE:AD:C0:FF:EE unless extract.sh script is ran on external backup to keep current user's MAC (Thanks to @Thrilleratplay's contribution!) * xx30 blobs: add two blobs management scripts for xx30: extract from local backup/download+neuter ME extract.sh: extract from external backup: gbe.bin, neuter under me.bin and maximize BIOS+reduce ME regions under unlocked ifd.bin. download_clean_me.sh: download and verify Lenovo latest ME version from website, and drop me.bin in place. Note: me.bin is 98kb, containing only BUP and ROMP partitions which cannot be modified nor deleted else computer won't boot. As a result, BIOS region is maximized in ifd.bin to 11.5mb and coreboot config takes advantage of that freed space. * CircleCI: xx30-*-maximized additional step to call download_clean_me.sh prior of building boards so that me.bin is dopped in place. This should be done by users prior of building xx30-*-maximized boards locally, which is imitated in CircleCI builds (look at .circleci/config.yaml for innoextract host added dependency and board buildings. Results on github for each commit).
2020-12-02 22:01:44 +00:00
CONFIG_UART_PCI_ADDR=0
io386 platform lockdown: enable on sandy/ivy/haswell maximized board configs
2023-04-12 19:08:49 +00:00
# CONFIG_INTEL_CHIPSET_LOCKDOWN is not set
xx20/xx30 boards uniformisation when switching to coreboot 4.13 - all: coreboot NO_POST for all boards - all: coreboot NO_GFX_INIT (linux payload does the graphic init) - all: coreboot TPM_MEASURED_BOOT (no more patches under Heads for measured boot) - all: coreboot DRIVERS_PS2_KEYBOARD (fixes no keyboard on soft reboot and potentially xx30t xx20t fix for random raw keyboard (to be tested) - all: coreboot removal of DEFAULT_CONSOLE_LOGLEVEL_5 under some boards - all: coreboot removal of "loglevel=3" under some linux command line options booting Heads kernel - all: coreboot removal of DEBUG_SMM_RELOCATION (unneeded) - all: coreboot INCLUDE_CONFIG_FILE and COLLECT_TIMESTAMPS for all boards - all: coreboot CONSOLE_SERIAL present on all boards - all: coreboot add VBT - all: board configs switch to cryptsetup2 xx20 hotp-maximized boards: - removal of dropbear (not enough space to have htop + dropbear) txx0 boards coreboot: - USE_OPTION_TABLE and STATIC_OPTION_TABLE added (todo: check T430 boards optimization and find issue/PR and ammend this commit)
2021-07-26 15:41:28 +00:00
CONFIG_HAVE_ME_BIN=y
CONFIG_HAVE_GBE_BIN=y
t4xx: coreboot fix of https://github.com/osresearch/heads/issues/1057#issuecomment-980244848 for #1015
2021-11-29 19:46:22 +00:00
CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y
xx20/xx30 boards uniformisation when switching to coreboot 4.13 - all: coreboot NO_POST for all boards - all: coreboot NO_GFX_INIT (linux payload does the graphic init) - all: coreboot TPM_MEASURED_BOOT (no more patches under Heads for measured boot) - all: coreboot DRIVERS_PS2_KEYBOARD (fixes no keyboard on soft reboot and potentially xx30t xx20t fix for random raw keyboard (to be tested) - all: coreboot removal of DEFAULT_CONSOLE_LOGLEVEL_5 under some boards - all: coreboot removal of "loglevel=3" under some linux command line options booting Heads kernel - all: coreboot removal of DEBUG_SMM_RELOCATION (unneeded) - all: coreboot INCLUDE_CONFIG_FILE and COLLECT_TIMESTAMPS for all boards - all: coreboot CONSOLE_SERIAL present on all boards - all: coreboot add VBT - all: board configs switch to cryptsetup2 xx20 hotp-maximized boards: - removal of dropbear (not enough space to have htop + dropbear) txx0 boards coreboot: - USE_OPTION_TABLE and STATIC_OPTION_TABLE added (todo: check T430 boards optimization and find issue/PR and ammend this commit)
2021-07-26 15:41:28 +00:00
CONFIG_DRIVERS_PS2_KEYBOARD=y
CONFIG_TPM_MEASURED_BOOT=y
io386 platform lockdown: enable on sandy/ivy/haswell maximized board configs
2023-04-12 19:08:49 +00:00
CONFIG_BOOTMEDIA_LOCK_CONTROLLER=y
Add xx30-maximized and xx30-hotp-maximized boards (11.5mb flashable BIOS regions, reproducible me.bin and generated gbe.bin and totally externally and internally flashable roms) (#703) * xx30-*-maximized: update flashrom options removing --ifd bios option, keeping whole flash of rom internally. WARNING: ifd needs to be initially unlocked through ifdtool -u on 8mb bottom SPI backup. YOU CANNOT COME FROM 1VYRAIN. IF COMING FROM SKULLS, YOU MUST HAVE RAN OPTIONAL -u OPTION FROM SKULLS. PLEASE UPGRADE ONLY AFTER HAVING A PHYSICAL BACKUP OF BOTH SPI FLASH CHIPS. MORE INFORMATION UNDER https://github.com/osresearch/heads/pull/703. This will guarantee that future flash of produced rom will reflash the ROM totally, where heads make sure of adding users customizations (public key, /etc/config.user) when internally flashed. Unfortunately, if you flash externally, you will have to reinject your public key and readd /etc/config customizations. * Adding generated bincfg coreboot 4.8.1 patch (merged under coreboot 4.13 and backported here to 4.8.1), resulting in gbe.bin under blobs/xx30/gbe.bin and instructions to replicate in README prior of automation (under repo). Note that MAC under gbe.bin is fixed to DE:AD:C0:FF:EE unless extract.sh script is ran on external backup to keep current user's MAC (Thanks to @Thrilleratplay's contribution!) * xx30 blobs: add two blobs management scripts for xx30: extract from local backup/download+neuter ME extract.sh: extract from external backup: gbe.bin, neuter under me.bin and maximize BIOS+reduce ME regions under unlocked ifd.bin. download_clean_me.sh: download and verify Lenovo latest ME version from website, and drop me.bin in place. Note: me.bin is 98kb, containing only BUP and ROMP partitions which cannot be modified nor deleted else computer won't boot. As a result, BIOS region is maximized in ifd.bin to 11.5mb and coreboot config takes advantage of that freed space. * CircleCI: xx30-*-maximized additional step to call download_clean_me.sh prior of building boards so that me.bin is dopped in place. This should be done by users prior of building xx30-*-maximized boards locally, which is imitated in CircleCI builds (look at .circleci/config.yaml for innoextract host added dependency and board buildings. Results on github for each commit).
2020-12-02 22:01:44 +00:00
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x80000
CONFIG_PAYLOAD_LINUX=y
Expand @VAR@ placeholders in configuration files This makes configs much less dependent on directory layout. As of this commit the following variables are supported: * @BOARD_BUILD_DIR@ - absolute path under build/ * @BLOB_DIR@ - absolute path to blobs/ Signed-off-by: Sergii Dmytruk <sergii.dmytruk@3mdeb.com>
2022-08-16 16:39:33 +00:00
CONFIG_PAYLOAD_FILE="@BOARD_BUILD_DIR@/bzImage"
CONFIG_LINUX_INITRD="@BOARD_BUILD_DIR@/initrd.cpio.xz"
Reference in New Issue Copy Permalink