2023-01-11 02:35:13 +00:00
|
|
|
# Configuration for a ThinkPad T440p.
|
|
|
|
CONFIG_COREBOOT_CONFIG=config/coreboot-t440p.config
|
|
|
|
# TODO: Make a ThinkPad-common Linux config file.
|
2023-01-20 22:09:09 +00:00
|
|
|
CONFIG_LINUX_CONFIG=config/linux-t440p.config
|
2023-01-11 02:35:13 +00:00
|
|
|
|
|
|
|
export CONFIG_COREBOOT=y
|
|
|
|
export CONFIG_COREBOOT_VERSION=4.17
|
|
|
|
export CONFIG_LINUX_VERSION=5.10.5
|
|
|
|
|
|
|
|
CONFIG_CRYPTSETUP2=y
|
|
|
|
CONFIG_FLASHROM=y
|
|
|
|
CONFIG_FLASHTOOLS=y
|
|
|
|
CONFIG_GPG2=y
|
|
|
|
CONFIG_KEXEC=y
|
|
|
|
CONFIG_UTIL_LINUX=y
|
|
|
|
CONFIG_LVM2=y
|
|
|
|
CONFIG_MBEDTLS=y
|
|
|
|
CONFIG_PCIUTILS=y
|
|
|
|
CONFIG_POPT=y
|
|
|
|
CONFIG_QRENCODE=y
|
|
|
|
CONFIG_TPMTOTP=y
|
|
|
|
|
2023-04-12 19:08:49 +00:00
|
|
|
#platform locking finalization (PR0)
|
|
|
|
CONFIG_IO386=y
|
|
|
|
export CONFIG_FINALIZE_PLATFORM_LOCKING_PRESKYLAKE=y
|
|
|
|
|
|
|
|
|
2023-01-11 02:35:13 +00:00
|
|
|
# Dependencies for a graphical menu. Enable CONFIG_SLANG and CONFIG_NEWT instead
|
|
|
|
# for a console-based menu.
|
|
|
|
CONFIG_CAIRO=y
|
|
|
|
CONFIG_FBWHIPTAIL=y
|
|
|
|
|
|
|
|
CONFIG_LINUX_USB=y
|
|
|
|
|
|
|
|
export CONFIG_TPM=y
|
|
|
|
export CONFIG_BOOTSCRIPT=/bin/gui-init
|
|
|
|
export CONFIG_BOOT_REQ_HASH=n
|
|
|
|
export CONFIG_BOOT_REQ_ROLLBACK=n
|
|
|
|
export CONFIG_BOOT_DEV="/dev/sda1"
|
|
|
|
export CONFIG_BOARD_NAME="ThinkPad T440p-maximized"
|
|
|
|
export CONFIG_FLASHROM_OPTIONS="-p internal"
|
|
|
|
|
2023-02-26 00:43:14 +00:00
|
|
|
# Make the Coreboot build depend on the following 3rd party blobs:
|
|
|
|
$(build)/coreboot-$(CONFIG_COREBOOT_VERSION)/$(BOARD)/.build: \
|
|
|
|
$(pwd)/blobs/haswell/mrc.bin $(pwd)/blobs/t440p/me.bin
|
|
|
|
|
|
|
|
$(pwd)/blobs/haswell/mrc.bin:
|
|
|
|
COREBOOT_DIR="$(build)/$(coreboot_base_dir)" \
|
|
|
|
$(pwd)/blobs/haswell/obtain-mrc $(pwd)/blobs/haswell
|
|
|
|
|
|
|
|
$(pwd)/blobs/t440p/me.bin:
|
|
|
|
COREBOOT_DIR="$(build)/$(coreboot_base_dir)" \
|
|
|
|
$(pwd)/blobs/t440p/download-clean-me $(pwd)/blobs/t440p
|
2023-01-11 02:35:13 +00:00
|
|
|
|
2023-02-26 00:43:14 +00:00
|
|
|
# Haswell boards have an 8 MiB and 4 MiB SPI flash chip. So, we split the
|
|
|
|
# Coreboot ROM into two files to flash one on each chip.
|
2023-01-11 02:35:13 +00:00
|
|
|
all: $(board_build)/heads-$(BOARD)-$(HEADS_GIT_VERSION)-bottom.rom
|
|
|
|
$(board_build)/heads-$(BOARD)-$(HEADS_GIT_VERSION)-bottom.rom: $(board_build)/$(CB_OUTPUT_FILE)
|
|
|
|
$(call do,DD 8MB,$@,dd of=$@ if=$< bs=65536 count=128 skip=0 status=none)
|
|
|
|
@sha256sum $@ | tee -a "$(HASHES)"
|
|
|
|
|
|
|
|
all: $(board_build)/heads-$(BOARD)-$(HEADS_GIT_VERSION)-top.rom
|
|
|
|
$(board_build)/heads-$(BOARD)-$(HEADS_GIT_VERSION)-top.rom: $(board_build)/$(CB_OUTPUT_FILE)
|
|
|
|
$(call do,DD 4MB,$@,dd of=$@ if=$< bs=65536 count=64 skip=128 status=none)
|
|
|
|
@sha256sum $@ | tee -a "$(HASHES)"
|