mirror of
https://github.com/genodelabs/genode.git
synced 2024-12-19 13:47:56 +00:00
6d48b5484d
This commit fixes the following issues regarding cache maintainance under ARM: * read out I-, and D-cache line size at runtime and use the correct one * remove 'update_data_region' call from unprivileged syscalls * rename 'update_instr_region' syscall to 'cache_coherent_region' to reflect what it doing, namely make I-, and D-cache coherent * restrict 'cache_coherent_region' syscall to one page at a time * lookup the region given in a 'cache_coherent_region' syscall in the page-table of the PD to prevent machine exceptions in the kernel * only clean D-cache lines, do not invalidate them when pages where added on Cortex-A8 and ARMv6 (MMU sees phys. memory here) * remove unused code relicts of cache maintainance In addition it introduces per architecture memory clearance functions used by core, when preparing new dataspaces. Thereby, it optimizes: * on ARMv7 using per-word assignments * on ARMv8 using cacheline zeroing * on x86_64 using 'rept stosq' assembler instruction Fix #3685
69 lines
1.7 KiB
C++
69 lines
1.7 KiB
C++
/*
|
|
* \brief MMIO and IRQ definitions common to Xilinx Zynq platforms
|
|
* \author Mark Albers
|
|
* \author Timo Wischer
|
|
* \author Johannes Schlatow
|
|
* \date 2014-12-15
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2014-2017 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU Affero General Public License version 3.
|
|
*/
|
|
|
|
#ifndef _INCLUDE__DRIVERS__DEFS__ZYNQ_H_
|
|
#define _INCLUDE__DRIVERS__DEFS__ZYNQ_H_
|
|
|
|
namespace Zynq {
|
|
enum {
|
|
/* device IO memory */
|
|
MMIO_0_BASE = 0xe0000000, /* IOP devices */
|
|
MMIO_0_SIZE = 0x10000000,
|
|
MMIO_1_BASE = 0xF8000000, /* Programmable register via APB */
|
|
MMIO_1_SIZE = 0x02000000,
|
|
QSPI_MMIO_BASE = 0xFC000000, /* Quad-SPI */
|
|
QSPI_MMIO_SIZE = 0x01000000,
|
|
OCM_MMIO_BASE = 0xFFFC0000, /* OCM upper address range */
|
|
OCM_MMIO_SIZE = 0x00040000,
|
|
|
|
/* normal RAM */
|
|
RAM_0_BASE = 0x00000000,
|
|
|
|
/* AXI */
|
|
AXI_0_MMIO_BASE = 0x40000000, /* PL AXI Slave port #0 */
|
|
AXI_0_MMIO_SIZE = 0x40000000,
|
|
AXI_1_MMIO_BASE = 0x80000000, /* PL AXI Slave port #1 */
|
|
AXI_1_MMIO_SIZE = 0x40000000,
|
|
|
|
/* UART controllers */
|
|
UART_0_MMIO_BASE = MMIO_0_BASE,
|
|
UART_SIZE = 0x1000,
|
|
UART_CLOCK = 50*1000*1000,
|
|
|
|
/* CPU */
|
|
CORTEX_A9_PRIVATE_MEM_BASE = 0xf8f00000,
|
|
CORTEX_A9_PRIVATE_MEM_SIZE = 0x00002000,
|
|
|
|
/* entrypoint address of secondary cpu */
|
|
CORE1_ENTRY = 0xfffffff0,
|
|
|
|
/* CPU cache */
|
|
PL310_MMIO_BASE = MMIO_1_BASE + 0xF02000,
|
|
PL310_MMIO_SIZE = 0x1000,
|
|
|
|
/* TTC (triple timer counter) */
|
|
TTC0_MMIO_BASE = MMIO_1_BASE + 0x1000,
|
|
TTC0_MMIO_SIZE = 0xfff,
|
|
TTC0_IRQ_0 = 42,
|
|
|
|
/* Ethernet MAC PS */
|
|
EMAC_0_MMIO_BASE = 0xE000B000,
|
|
EMAC_0_MMIO_SIZE = 0x1000,
|
|
EMAC_0_IRQ = 54,
|
|
};
|
|
};
|
|
|
|
#endif /* _INCLUDE__DRIVERS__DEFS__ZYNQ_H_ */
|