mirror of
https://github.com/genodelabs/genode.git
synced 2024-12-27 01:11:06 +00:00
6d48b5484d
This commit fixes the following issues regarding cache maintainance under ARM: * read out I-, and D-cache line size at runtime and use the correct one * remove 'update_data_region' call from unprivileged syscalls * rename 'update_instr_region' syscall to 'cache_coherent_region' to reflect what it doing, namely make I-, and D-cache coherent * restrict 'cache_coherent_region' syscall to one page at a time * lookup the region given in a 'cache_coherent_region' syscall in the page-table of the PD to prevent machine exceptions in the kernel * only clean D-cache lines, do not invalidate them when pages where added on Cortex-A8 and ARMv6 (MMU sees phys. memory here) * remove unused code relicts of cache maintainance In addition it introduces per architecture memory clearance functions used by core, when preparing new dataspaces. Thereby, it optimizes: * on ARMv7 using per-word assignments * on ARMv8 using cacheline zeroing * on x86_64 using 'rept stosq' assembler instruction Fix #3685
81 lines
1.7 KiB
C++
81 lines
1.7 KiB
C++
/**
|
|
* \brief MMIO and IRQ definitions for the Realview PBXA9 board
|
|
* \author Martin stein
|
|
* \date 2011-11-03
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2011-2017 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU Affero General Public License version 3.
|
|
*/
|
|
|
|
#ifndef _INCLUDE__DRIVERS__DEFS__PBXA9_H_
|
|
#define _INCLUDE__DRIVERS__DEFS__PBXA9_H_
|
|
|
|
namespace Pbxa9 {
|
|
enum {
|
|
|
|
/* normal RAM */
|
|
RAM_0_BASE = 0x70000000,
|
|
RAM_0_SIZE = 0x20000000,
|
|
RAM_1_BASE = 0x20000000,
|
|
RAM_1_SIZE = 0x10000000,
|
|
|
|
/* device IO memory */
|
|
MMIO_0_BASE = 0x10000000,
|
|
MMIO_0_SIZE = 0x10000000,
|
|
MMIO_1_BASE = 0x4e000000,
|
|
MMIO_1_SIZE = 0x01000000,
|
|
|
|
NORTHBRIDGE_AHB_BASE = 0x10020000,
|
|
NORTHBRIDGE_AHB_SIZE = 768*1024,
|
|
|
|
/* southbridge */
|
|
SOUTHBRIDGE_APB_BASE = 0x10000000,
|
|
SOUTHBRIDGE_APB_SIZE = 128*1024,
|
|
|
|
/* clocks */
|
|
OSC_6_CLOCK = 24*1000*1000,
|
|
|
|
/* system controller */
|
|
SYSTEM_CONTROL_MMIO_BASE = 0x10000000,
|
|
|
|
/* CPU */
|
|
CORTEX_A9_PRIVATE_TIMER_CLK = 100000000,
|
|
CORTEX_A9_PRIVATE_TIMER_DIV = 100,
|
|
CORTEX_A9_PRIVATE_MEM_BASE = 0x1f000000,
|
|
CORTEX_A9_PRIVATE_MEM_SIZE = 0x2000,
|
|
|
|
/* L2 cache controller */
|
|
PL310_MMIO_BASE = 0x1f002000,
|
|
PL310_MMIO_SIZE = 0x00001000,
|
|
|
|
/* UART */
|
|
PL011_0_MMIO_BASE = 0x10009000,
|
|
PL011_0_MMIO_SIZE = 0x00001000,
|
|
PL011_0_CLOCK = OSC_6_CLOCK,
|
|
PL011_0_IRQ = 44,
|
|
PL011_1_IRQ = 45,
|
|
PL011_2_IRQ = 46,
|
|
PL011_3_IRQ = 47,
|
|
|
|
/* timer */
|
|
SP804_0_1_MMIO_BASE = 0x10011000,
|
|
SP804_0_1_MMIO_SIZE = 0x00001000,
|
|
SP804_0_1_IRQ = 36,
|
|
SP804_0_1_CLOCK = 1000*1000,
|
|
|
|
/* keyboard & mouse */
|
|
KMI_0_IRQ = 52,
|
|
KMI_1_IRQ = 53,
|
|
|
|
/* SD card */
|
|
PL180_IRQ_0 = 49,
|
|
PL180_IRQ_1 = 50,
|
|
};
|
|
};
|
|
|
|
#endif /* _INCLUDE__DRIVERS__DEFS__PBXA9_H_ */
|