mirror of
https://github.com/genodelabs/genode.git
synced 2025-01-24 05:18:02 +00:00
8393ac6895
* Introduces Schedule_context * Use fast-interrupts or normal interrupts * Add mode-transition between secure/non-secure world * Limit system resources for Genode apps due to non-secure world This commit implements the newly introduced Vm session interface to be used on top of TrustZone capable Armv7 CPUs. Therefore a new Schedule_context is introduced in the kernel. Threads and Vms are both Schedule_contexts used by the scheduler. In contrast to a thread a vm uses a different assembler mode switch to the non-secure, virtual world, as well as another exception is used, when the non-secure world is left. For both worlds to co-exist the interrupt-controller needs to be configured, so that the secure (Genode) world uses fast-interrupts only, and the non-secure world only legacy interrupts. The only TrustZone capable platform the base-hw kernel works on top of is the CoreTile Express 9x4 for the Versatile Express motherboard. For a virtual machine working properly on top some platform resources must be reserved. Therefore there exist two flavours of this platform now, one with the 'trustzone' spec-variable enabled, and one without. If 'trustzone' is specified most platform resources (DDR-RAM, and most IRQs) are reserved for the Vm and not available to the secure Genode world.
77 lines
1.6 KiB
C++
77 lines
1.6 KiB
C++
/*
|
|
* \brief Driver for the Versatile Express A9X4 board
|
|
* \author Martin stein
|
|
* \date 2011-11-03
|
|
*/
|
|
|
|
/*
|
|
* Copyright (C) 2011-2012 Genode Labs GmbH
|
|
*
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
* under the terms of the GNU General Public License version 2.
|
|
*/
|
|
|
|
#ifndef _INCLUDE__DRIVERS__BOARD_H_
|
|
#define _INCLUDE__DRIVERS__BOARD_H_
|
|
|
|
namespace Genode
|
|
{
|
|
/**
|
|
* Driver for the Versatile Express A9X4 board
|
|
*
|
|
* Implies the uATX motherboard and the CoreTile Express A9X4 daughterboard
|
|
*/
|
|
struct Board
|
|
{
|
|
enum
|
|
{
|
|
/* static memory bus */
|
|
SMB_CS2_BASE = 0x48000000,
|
|
SMB_CS7_BASE = 0x10000000,
|
|
SMB_CS7_SIZE = 0x20000,
|
|
SMB_CS0_TO_CS6_BASE = 0x40000000,
|
|
SMB_CS0_TO_CS6_SIZE = 0x20000000,
|
|
|
|
/* UART */
|
|
PL011_0_MMIO_BASE = SMB_CS7_BASE + 0x9000,
|
|
PL011_0_MMIO_SIZE = 0x1000,
|
|
PL011_0_CLOCK = 24*1000*1000,
|
|
PL011_0_IRQ = 5,
|
|
|
|
/* timer/counter */
|
|
SP804_0_1_MMIO_BASE = SMB_CS7_BASE + 0x11000,
|
|
SP804_0_1_MMIO_SIZE = 0x1000,
|
|
SP804_0_1_CLOCK = 1000*1000,
|
|
SP804_0_1_IRQ = 34,
|
|
|
|
/* clocks */
|
|
TCREF_CLOCK = 66670*1000,
|
|
|
|
/* TrustZone Address Space Controller */
|
|
TZASC_MMIO_BASE = 0x100ec000,
|
|
TZASC_MMIO_SIZE = 0x1000,
|
|
|
|
/* TrustZone Protection Controller */
|
|
TZPC_MMIO_BASE = 0x100e6000,
|
|
TZPC_MMIO_SIZE = 0x1000,
|
|
|
|
/* CPU */
|
|
CORTEX_A9_PRIVATE_MEM_BASE = 0x1e000000,
|
|
CORTEX_A9_PRIVATE_MEM_SIZE = 0x2000,
|
|
CORTEX_A9_CLOCK = TCREF_CLOCK,
|
|
CORTEX_A9_SECURITY_EXTENSION = 1,
|
|
|
|
/* RAM */
|
|
LOCAL_DDR2_BASE = 0x60000000,
|
|
LOCAL_DDR2_SIZE = 0x40000000,
|
|
|
|
/* SRAM */
|
|
SRAM_BASE = SMB_CS2_BASE,
|
|
SRAM_SIZE = 0x01ffffff,
|
|
};
|
|
};
|
|
}
|
|
|
|
#endif /* _INCLUDE__DRIVERS__BOARD_H_ */
|
|
|