mirror of
https://github.com/genodelabs/genode.git
synced 2025-01-21 03:55:04 +00:00
parent
c5cb6cb410
commit
e744c76bf2
@ -37,7 +37,7 @@ Platform::Board::Board()
|
||||
|
||||
for (unsigned i = 0; true; i++) {
|
||||
Mmap v(Multiboot_info(__initial_bx).phys_ram_mmap_base(i));
|
||||
if (!v.base) break;
|
||||
if (!v.base()) break;
|
||||
|
||||
Mmap::Addr::access_t base = v.read<Mmap::Addr>();
|
||||
Mmap::Length::access_t size = v.read<Mmap::Length>();
|
||||
|
@ -114,7 +114,7 @@ class Genode::Board : public Cortex_a9::Board
|
||||
|
||||
private:
|
||||
|
||||
L2_cache _l2_cache { Base::l2_cache().base };
|
||||
L2_cache _l2_cache { Base::l2_cache().base() };
|
||||
};
|
||||
|
||||
#endif /* _CORE__INCLUDE__SPEC__PANDA__BOARD_H_ */
|
||||
|
@ -62,7 +62,7 @@ class Genode::Multiboot_info : Mmio
|
||||
enum { MMAP_SIZE_SIZE_OF = 4, MMAP_SIZE_OF = 4 + 8 + 1 };
|
||||
|
||||
if (solely_within_4k_base &&
|
||||
(mmap + MMAP_SIZE_OF >= Genode::align_addr(base + 1, 12)))
|
||||
(mmap + MMAP_SIZE_OF >= Genode::align_addr(base() + 1, 12)))
|
||||
return 0;
|
||||
|
||||
Mmap r(mmap);
|
||||
|
@ -30,17 +30,9 @@ class Genode::Mmio_plain_access
|
||||
{
|
||||
friend Register_set_plain_access;
|
||||
|
||||
public:
|
||||
|
||||
/**
|
||||
* FIXME We keep this public only to stay interface compatible
|
||||
* but the value should be accessible only through an
|
||||
* accessor.
|
||||
*/
|
||||
addr_t const base;
|
||||
|
||||
private:
|
||||
|
||||
addr_t const _base;
|
||||
|
||||
/**
|
||||
* Write '_ACCESS_T' typed 'value' to MMIO base + 'offset'
|
||||
@ -48,7 +40,7 @@ class Genode::Mmio_plain_access
|
||||
template <typename ACCESS_T>
|
||||
inline void _write(off_t const offset, ACCESS_T const value)
|
||||
{
|
||||
addr_t const dst = base + offset;
|
||||
addr_t const dst = _base + offset;
|
||||
*(ACCESS_T volatile *)dst = value;
|
||||
}
|
||||
|
||||
@ -58,7 +50,7 @@ class Genode::Mmio_plain_access
|
||||
template <typename ACCESS_T>
|
||||
inline ACCESS_T _read(off_t const &offset) const
|
||||
{
|
||||
addr_t const dst = base + offset;
|
||||
addr_t const dst = _base + offset;
|
||||
ACCESS_T const value = *(ACCESS_T volatile *)dst;
|
||||
return value;
|
||||
}
|
||||
@ -70,7 +62,9 @@ class Genode::Mmio_plain_access
|
||||
*
|
||||
* \param base base address of targeted MMIO region
|
||||
*/
|
||||
Mmio_plain_access(addr_t const base) : base(base) { }
|
||||
Mmio_plain_access(addr_t const base) : _base(base) { }
|
||||
|
||||
addr_t base() const { return _base; }
|
||||
};
|
||||
|
||||
|
||||
|
@ -133,7 +133,7 @@ struct Dmar_struct_header : Generic
|
||||
|
||||
func(dmar);
|
||||
|
||||
addr = dmar.base + dmar.read<Dmar_common::Length>();
|
||||
addr = dmar.base() + dmar.read<Dmar_common::Length>();
|
||||
} while (addr < dmar_entry_end());
|
||||
}
|
||||
|
||||
@ -178,14 +178,14 @@ struct Dmar_rmrr : Genode::Mmio
|
||||
template <typename FUNC>
|
||||
void apply(FUNC const &func = [] () { } )
|
||||
{
|
||||
addr_t addr = base + 24;
|
||||
addr_t addr = base() + 24;
|
||||
do {
|
||||
Device_scope scope(addr);
|
||||
|
||||
func(scope);
|
||||
|
||||
addr = scope.base + scope.read<Device_scope::Length>();
|
||||
} while (addr < base + read<Length>());
|
||||
addr = scope.base() + scope.read<Device_scope::Length>();
|
||||
} while (addr < base() + read<Length>());
|
||||
}
|
||||
};
|
||||
|
||||
@ -1349,7 +1349,7 @@ void Acpi::generate_report(Genode::Env &env, Genode::Allocator &alloc)
|
||||
if (dmar.read<Dmar_common::Type>() != Dmar_common::Type::RMRR)
|
||||
return;
|
||||
|
||||
Dmar_rmrr rmrr(dmar.base);
|
||||
Dmar_rmrr rmrr(dmar.base());
|
||||
|
||||
xml.node("rmrr", [&] () {
|
||||
attribute_hex(xml, "start", rmrr.read<Dmar_rmrr::Base>());
|
||||
|
@ -202,7 +202,7 @@ struct Command_fis : Genode::Mmio
|
||||
}
|
||||
|
||||
static constexpr Genode::size_t size() { return 0x14; }
|
||||
void clear() { Genode::memset((void *)base, 0, size()); }
|
||||
void clear() { Genode::memset((void *)base(), 0, size()); }
|
||||
|
||||
|
||||
/************************
|
||||
@ -402,7 +402,7 @@ struct Port_base : Genode::Mmio
|
||||
static constexpr Genode::size_t size() { return 0x80; }
|
||||
|
||||
Port_base(unsigned number, Hba &hba)
|
||||
: Mmio(hba.base + offset() + (number * size())) { }
|
||||
: Mmio(hba.base() + offset() + (number * size())) { }
|
||||
};
|
||||
|
||||
|
||||
|
@ -215,7 +215,7 @@ class Ipu : Genode::Mmio
|
||||
Genode::uint16_t width, Genode::uint16_t height,
|
||||
Genode::uint32_t stride, Genode::addr_t phys_base)
|
||||
{
|
||||
void *dst =(void*)(base + Cp_mem::OFFSET + channel*sizeof(Cp_mem));
|
||||
void *dst =(void*)(base() + Cp_mem::OFFSET + channel*sizeof(Cp_mem));
|
||||
Cp_mem cpmem;
|
||||
|
||||
cpmem.fw = width - 1;
|
||||
@ -529,7 +529,7 @@ class Ipu : Genode::Mmio
|
||||
void overlay(Genode::addr_t phys_base, int x, int y, int alpha)
|
||||
{
|
||||
volatile Genode::uint32_t *ptr = (volatile Genode::uint32_t*)
|
||||
(base + Cp_mem::OFFSET + CHAN_DP_PRIMARY_AUXI*sizeof(Cp_mem));
|
||||
(base() + Cp_mem::OFFSET + CHAN_DP_PRIMARY_AUXI*sizeof(Cp_mem));
|
||||
ptr[8] = (((phys_base >> 3) & 0b111) << 29) | (phys_base >> 3);
|
||||
ptr[9] = (phys_base >> 6);
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user