mirror of
https://github.com/genodelabs/genode.git
synced 2024-12-19 05:37:54 +00:00
sd_card: move defs from wand_quad to imx6 header
This commit is contained in:
parent
f1bd097568
commit
4d11b7e5a8
28
repos/base/include/drivers/defs/imx6.h
Normal file
28
repos/base/include/drivers/defs/imx6.h
Normal file
@ -0,0 +1,28 @@
|
|||||||
|
/*
|
||||||
|
* \brief MMIO and IRQ definitions common to i.MX6 SoC
|
||||||
|
* \author Nikolay Golikov <nik@ksyslabs.org>
|
||||||
|
* \author Josef Soentgen
|
||||||
|
* \author Martin Stein
|
||||||
|
* \date 2017-06-20
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2017 Genode Labs GmbH
|
||||||
|
*
|
||||||
|
* This file is part of the Genode OS framework, which is distributed
|
||||||
|
* under the terms of the GNU Affero General Public License version 3.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef _INCLUDE__DRIVERS__DEFS__IMX6_H_
|
||||||
|
#define _INCLUDE__DRIVERS__DEFS__IMX6_H_
|
||||||
|
|
||||||
|
namespace Imx6 {
|
||||||
|
enum {
|
||||||
|
/* SD host controller */
|
||||||
|
SDHC_IRQ = 54,
|
||||||
|
SDHC_MMIO_BASE = 0x02190000,
|
||||||
|
SDHC_MMIO_SIZE = 0x00004000,
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
#endif /* _INCLUDE__DRIVERS__DEFS__IMX6_H_ */
|
@ -17,7 +17,13 @@
|
|||||||
#ifndef _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_
|
#ifndef _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_
|
||||||
#define _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_
|
#define _INCLUDE__DRIVERS__DEFS__WAND_QUAD_H_
|
||||||
|
|
||||||
|
/* Genode includes */
|
||||||
|
#include <drivers/defs/imx6.h>
|
||||||
|
|
||||||
namespace Wand_quad {
|
namespace Wand_quad {
|
||||||
|
|
||||||
|
using namespace Imx6;
|
||||||
|
|
||||||
enum {
|
enum {
|
||||||
/* normal RAM */
|
/* normal RAM */
|
||||||
RAM0_BASE = 0x10000000,
|
RAM0_BASE = 0x10000000,
|
||||||
@ -31,11 +37,6 @@ namespace Wand_quad {
|
|||||||
UART_1_MMIO_BASE = 0x02020000,
|
UART_1_MMIO_BASE = 0x02020000,
|
||||||
UART_1_MMIO_SIZE = 0x00004000,
|
UART_1_MMIO_SIZE = 0x00004000,
|
||||||
|
|
||||||
/* SD host controller */
|
|
||||||
SDHC_IRQ = 54,
|
|
||||||
SDHC_MMIO_BASE = 0x02190000,
|
|
||||||
SDHC_MMIO_SIZE = 0x00004000,
|
|
||||||
|
|
||||||
/* timer */
|
/* timer */
|
||||||
EPIT_2_IRQ = 89,
|
EPIT_2_IRQ = 89,
|
||||||
EPIT_2_MMIO_BASE = 0x020d4000,
|
EPIT_2_MMIO_BASE = 0x020d4000,
|
||||||
|
Loading…
Reference in New Issue
Block a user