ExternalVendorCode/genode
1
0
Fork 0
mirror of https://github.com/genodelabs/genode.git synced 2024-12-26 17:01:07 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
911f4ada0a
genode/repos/base-hw/lib/mk/spec/zynq_qemu/bootstrap-hw.mk

15 lines
421 B
Makefile
Raw Normal View History

base-hw: move spec/zynq files to zynq_qemu This is necessary because in contrast to the zynq boards (see specs in genode-world), only zynq_qemu uses UART_0. These files should thus fall under the zynq_qemu spec. Fixes #2615
2017-12-14 13:07:30 +00:00
INC_DIR += $(BASE_DIR)/../base-hw/src/bootstrap/spec/zynq_qemu
hw: bootstrap into kernel Put the initialization of the cpu cores, setup of page-tables, enabling of MMU and caches into a separate component that is only used to bootstrap the kernel resp. core. Ref #2092
2016-11-07 17:00:24 +00:00
hw: separate bootstrap and core strictly * Introduce Hw namespace and library files under src/lib/hw * Introduce Bootstrap namespace * Move all initialization logic into Bootstrap namespace Ref #2388
2017-02-21 12:46:59 +00:00
SRC_S += bootstrap/spec/arm/crt0.s
SRC_CC += bootstrap/spec/arm/cpu.cc
SRC_CC += bootstrap/spec/arm/cortex_a9_mmu.cc
SRC_CC += bootstrap/spec/arm/pic.cc
base-hw: enable SMP support for Zynq-7000 boards Issue #2641
2018-01-11 15:46:09 +00:00
SRC_CC += bootstrap/spec/zynq/platform.cc
hw: remove overall cache maintainance from core This functionality is only needed in bootstrap now that kernel and userland share the same address-space. Fix #2699
2019-03-13 14:43:56 +00:00
SRC_CC += bootstrap/spec/arm/arm_v7_cpu.cc
hw: introduce kernel/user address space split * introduces central memory map for core/kernel * on 32-bit platforms the kernel/core starts at 0x80000000 * on 64-bit platforms the kernel/core starts at 0xffffffc000000000 * mark kernel/core mappings as global ones (tagged TLB) * move the exception vector to begin of core's binary, thereby bootstrap knows from where to map it appropriately * do not map boot modules into core anymore * constrain core's virtual heap memory area * differentiate in between user's and core's main thread's UTCB, which now resides inside the kernel segment Ref #2091
2017-06-20 13:25:04 +00:00
SRC_CC += hw/spec/32bit/memory_map.cc
hw: separate bootstrap and core strictly * Introduce Hw namespace and library files under src/lib/hw * Introduce Bootstrap namespace * Move all initialization logic into Bootstrap namespace Ref #2388
2017-02-21 12:46:59 +00:00
base-hw: enable SMP support for Zynq-7000 boards Issue #2641
2018-01-11 15:46:09 +00:00
NR_OF_CPUS = 1
hw: separate bootstrap and core strictly * Introduce Hw namespace and library files under src/lib/hw * Introduce Bootstrap namespace * Move all initialization logic into Bootstrap namespace Ref #2388
2017-02-21 12:46:59 +00:00
include $(BASE_DIR)/../base-hw/lib/mk/bootstrap-hw.inc
Reference in New Issue Copy Permalink