2017-06-21 09:36:29 +00:00
|
|
|
/*
|
|
|
|
|
* \brief MMIO and IRQ definitions common to i.MX6 SoC
|
|
|
|
|
* \author Nikolay Golikov <nik@ksyslabs.org>
|
|
|
|
|
* \author Josef Soentgen
|
|
|
|
|
* \author Martin Stein
|
|
|
|
|
* \date 2017-06-20
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2017 Genode Labs GmbH
|
|
|
|
|
*
|
|
|
|
|
* This file is part of the Genode OS framework, which is distributed
|
|
|
|
|
* under the terms of the GNU Affero General Public License version 3.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _INCLUDE__DRIVERS__DEFS__IMX6_H_
|
|
|
|
|
#define _INCLUDE__DRIVERS__DEFS__IMX6_H_
|
|
|
|
|
|
|
|
|
|
namespace Imx6 {
|
|
|
|
|
enum {
|
2019-01-14 14:39:46 +00:00
|
|
|
/* device IO memory */
|
|
|
|
|
MMIO_BASE = 0x00000000,
|
|
|
|
|
MMIO_SIZE = 0x10000000,
|
|
|
|
|
|
|
|
|
|
UART_1_IRQ = 58,
|
|
|
|
|
UART_1_MMIO_BASE = 0x02020000,
|
|
|
|
|
UART_1_MMIO_SIZE = 0x00004000,
|
|
|
|
|
|
|
|
|
|
UART_2_IRQ = 59,
|
|
|
|
|
UART_2_MMIO_BASE = 0x021e8000,
|
|
|
|
|
UART_2_MMIO_SIZE = 0x00004000,
|
|
|
|
|
|
|
|
|
|
/* timer */
|
|
|
|
|
EPIT_2_IRQ = 89,
|
|
|
|
|
EPIT_2_MMIO_BASE = 0x020d4000,
|
|
|
|
|
EPIT_2_MMIO_SIZE = 0x00004000,
|
|
|
|
|
|
|
|
|
|
/* ARM IP Bus control */
|
|
|
|
|
AIPS_1_MMIO_BASE = 0x0207c000,
|
|
|
|
|
AIPS_1_MMIO_SIZE = 0x00004000,
|
|
|
|
|
AIPS_2_MMIO_BASE = 0x0217c000,
|
|
|
|
|
AIPS_2_MMIO_SIZE = 0x00004000,
|
|
|
|
|
|
|
|
|
|
/* CPU */
|
|
|
|
|
CORTEX_A9_PRIVATE_MEM_BASE = 0x00a00000,
|
|
|
|
|
CORTEX_A9_PRIVATE_MEM_SIZE = 0x00002000,
|
|
|
|
|
|
|
|
|
|
/* L2 cache controller */
|
|
|
|
|
PL310_MMIO_BASE = 0x00a02000,
|
|
|
|
|
PL310_MMIO_SIZE = 0x00001000,
|
|
|
|
|
|
|
|
|
|
/* System reset controller */
|
|
|
|
|
SRC_MMIO_BASE = 0x20d8000,
|
|
|
|
|
|
2017-06-21 09:36:29 +00:00
|
|
|
/* SD host controller */
|
2019-02-11 14:03:11 +00:00
|
|
|
SDHC_1_IRQ = 54,
|
|
|
|
|
SDHC_1_MMIO_BASE = 0x02190000,
|
|
|
|
|
SDHC_1_MMIO_SIZE = 0x00004000,
|
|
|
|
|
SDHC_2_IRQ = 55,
|
|
|
|
|
SDHC_2_MMIO_BASE = 0x02194000,
|
|
|
|
|
SDHC_2_MMIO_SIZE = 0x00004000,
|
|
|
|
|
SDHC_3_IRQ = 56,
|
|
|
|
|
SDHC_3_MMIO_BASE = 0x02198000,
|
|
|
|
|
SDHC_3_MMIO_SIZE = 0x00004000,
|
|
|
|
|
SDHC_4_IRQ = 57,
|
|
|
|
|
SDHC_4_MMIO_BASE = 0x0219c000,
|
|
|
|
|
SDHC_4_MMIO_SIZE = 0x00004000,
|
2018-02-22 14:25:14 +00:00
|
|
|
|
|
|
|
|
/* GPIO */
|
|
|
|
|
GPIO1_MMIO_BASE = 0x0209c000,
|
|
|
|
|
GPIO1_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO2_MMIO_BASE = 0x020a0000,
|
|
|
|
|
GPIO2_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO3_MMIO_BASE = 0x020a4000,
|
|
|
|
|
GPIO3_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO4_MMIO_BASE = 0x020a8000,
|
|
|
|
|
GPIO4_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO5_MMIO_BASE = 0x020ac000,
|
|
|
|
|
GPIO5_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO6_MMIO_BASE = 0x020b0000,
|
|
|
|
|
GPIO6_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO7_MMIO_BASE = 0x020b4000,
|
|
|
|
|
GPIO7_MMIO_SIZE = 0x4000,
|
|
|
|
|
GPIO1_IRQL = 98,
|
|
|
|
|
GPIO1_IRQH = 99,
|
|
|
|
|
GPIO2_IRQL = 100,
|
|
|
|
|
GPIO2_IRQH = 101,
|
|
|
|
|
GPIO3_IRQL = 102,
|
|
|
|
|
GPIO3_IRQH = 103,
|
|
|
|
|
GPIO4_IRQL = 104,
|
|
|
|
|
GPIO4_IRQH = 105,
|
|
|
|
|
GPIO5_IRQL = 106,
|
|
|
|
|
GPIO5_IRQH = 107,
|
|
|
|
|
GPIO6_IRQL = 108,
|
|
|
|
|
GPIO6_IRQH = 109,
|
|
|
|
|
GPIO7_IRQL = 110,
|
|
|
|
|
GPIO7_IRQH = 111,
|
|
|
|
|
|
2017-06-21 09:36:29 +00:00
|
|
|
};
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#endif /* _INCLUDE__DRIVERS__DEFS__IMX6_H_ */
|
