2011-12-22 15:19:25 +00:00
|
|
|
/*
|
|
|
|
|
* \brief PL111 display controller definitions for the RealView platform
|
|
|
|
|
* \author Norman Feske
|
|
|
|
|
* \date 2010-03-23
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
2017-02-20 12:23:52 +00:00
|
|
|
* Copyright (C) 2010-2017 Genode Labs GmbH
|
2011-12-22 15:19:25 +00:00
|
|
|
*
|
|
|
|
|
* This file is part of the Genode OS framework, which is distributed
|
2017-02-20 12:23:52 +00:00
|
|
|
* under the terms of the GNU Affero General Public License version 3.
|
2011-12-22 15:19:25 +00:00
|
|
|
*/
|
|
|
|
|
|
2015-09-03 12:55:05 +00:00
|
|
|
#ifndef _INCLUDE__SPEC__PBXA9__PL11X_DEFS_H_
|
|
|
|
|
#define _INCLUDE__SPEC__PBXA9__PL11X_DEFS_H_
|
2011-12-22 15:19:25 +00:00
|
|
|
|
|
|
|
|
enum {
|
|
|
|
|
PL11X_LCD_PHYS = 0x10020000,
|
|
|
|
|
PL11X_LCD_SIZE = 0x1000,
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* Offsets of LCD control register offsets (in 32bit words)
|
|
|
|
|
*/
|
|
|
|
|
PL11X_REG_TIMING0 = 0,
|
|
|
|
|
PL11X_REG_TIMING1 = 1,
|
|
|
|
|
PL11X_REG_TIMING2 = 2,
|
|
|
|
|
PL11X_REG_TIMING3 = 3,
|
|
|
|
|
PL11X_REG_UPBASE = 4,
|
|
|
|
|
PL11X_REG_LPBASE = 5,
|
|
|
|
|
PL11X_REG_CTRL = 6,
|
|
|
|
|
PL11X_REG_IMSC = 7,
|
|
|
|
|
};
|
|
|
|
|
|
2015-09-03 12:55:05 +00:00
|
|
|
#endif /* _INCLUDE__SPEC__PBXA9__PL11X_DEFS_H_ */
|
