ExternalVendorCode/corda
1
0
Fork 0
mirror of https://github.com/corda/corda.git synced 2025-01-23 12:58:35 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

added floating point support, split plan function.

Browse Source
This commit is contained in:
Josh warner 2009-08-06 08:44:15 -06:00
parent f773c9e610
commit c7a1a7af77
1 changed files with 57 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

70
src/assembler.h
View File

@ -36,7 +36,8 @@ enum UnaryOperation {
JumpIfLessOrEqual,
JumpIfGreaterOrEqual,
JumpIfEqual,
JumpIfNotEqual
JumpIfNotEqual,
JumpIfUnordered
};
const unsigned UnaryOperationCount = JumpIfNotEqual + 1;
@ -45,10 +46,24 @@ enum BinaryOperation {
Move,
MoveZ,
Compare,
Negate
Negate,
//extensions:
FloatNegate,
FloatCompare,
Float2Float,
Float2Int,
Int2Float,
//intrinsic functions:
FloatSqrt,
FloatAbs,
Abs,
NoBinaryOperation = -1
};
const unsigned BinaryOperationCount = Negate + 1;
const unsigned BinaryOperationCount = Abs + 1;
enum TernaryOperation {
LongCompare,
@ -62,10 +77,23 @@ enum TernaryOperation {
UnsignedShiftRight,
And,
Or,
Xor
Xor,
//extensions:
FloatAdd,
FloatSubtract,
FloatMultiply,
FloatDivide,
FloatRemainder,
//intrinsic functions:
FloatMax,
FloatMin,
NoTernaryOperation = -1
};
const unsigned TernaryOperationCount = Xor + 1;
const unsigned TernaryOperationCount = FloatMin + 1;
enum OperandType {
ConstantOperand,
@ -258,16 +286,20 @@ class Assembler {
class Architecture {
public:
virtual unsigned registerCount() = 0;
virtual unsigned generalRegisterCount() = 0;
virtual unsigned floatRegisterCount() = 0;
virtual uint64_t generalRegisters() = 0;
virtual uint64_t floatRegisters() = 0;
virtual int stack() = 0;
virtual int thread() = 0;
virtual int returnLow() = 0;
virtual int returnHigh() = 0;
virtual bool condensedAddressing() = 0;
virtual bool bigEndian() = 0;
virtual bool supportsFloatCompare(unsigned size) = 0;
virtual bool reserved(int register_) = 0;
virtual unsigned argumentFootprint(unsigned footprint) = 0;
@ -288,23 +320,35 @@ class Assembler {
virtual unsigned frameFooterSize() = 0;
virtual void nextFrame(void** stack, void** base) = 0;
virtual BinaryOperation hasBinaryIntrinsic(Thread* t, object method) = 0;
virtual TernaryOperation hasTernaryIntrinsic(Thread* t, object method) = 0;
virtual void plan
(UnaryOperation op,
unsigned aSize, uint8_t* aTypeMask, uint64_t* aRegisterMask,
bool* thunk) = 0;
virtual void plan
virtual void planSource
(BinaryOperation op,
unsigned aSize, uint8_t* aTypeMask, uint64_t* aRegisterMask,
unsigned bSize, uint8_t* bTypeMask, uint64_t* bRegisterMask,
bool* thunk) = 0;
unsigned bSize, bool* thunk) = 0;
virtual void plan
virtual void planDestination
(BinaryOperation op,
unsigned aSize, const uint8_t* aTypeMask, const uint64_t* aRegisterMask,
unsigned bSize, uint8_t* bTypeMask, uint64_t* bRegisterMask) = 0;
virtual void planSource
(TernaryOperation op,
unsigned aSize, uint8_t* aTypeMask, uint64_t* aRegisterMask,
unsigned bSize, uint8_t* bTypeMask, uint64_t* bRegisterMask,
unsigned cSize, uint8_t* cTypeMask, uint64_t* cRegisterMask,
bool* thunk) = 0;
unsigned cSize, bool* thunk) = 0;
virtual void planDestination
(TernaryOperation op,
unsigned aSize, const uint8_t* aTypeMask, const uint64_t* aRegisterMask,
unsigned bSize, const uint8_t* bTypeMask, const uint64_t* bRegisterMask,
unsigned cSize, uint8_t* cTypeMask, uint64_t* cRegisterMask) = 0;
virtual void acquire() = 0;
virtual void release() = 0;